BuilduCodeTutorial.bravo

Building a disk for microcode development.

This tutorial will take you stepwise through a procedure for installing the appropriate software on a disk for microcode development. Because this procedure involves two disks and because members of the microcode group utilize parts of this procedure in the daily development environment, it was decided that the several parts of this build procedure should remain disjoint rather than be integrated into a single command file.

There is a document which contains the procedure outlined below in flow-chart form. It is on [Iris] < wd0> BuilduCodeChart.press, .sil. It may be helpful in giving an overview of the process despite its considerable abstractions.

⇒ Be aware that this procedure requires two disks!

⇒ Command files referenced below usually have self-contained documentation.

- ⇒ Build paths for various modes (Alto, D0, Software-bootable, pushbutton-bootable, etc.) will be addressed at the appropriate points below.
- 1. Spin up a clean (or eraseable) disk on your Alto. Boot the NetExec and invoke NewOS.boot (see Alto User's Handbook, pp 6). Use the long installation dialog, DO erase the disk, and do not change any parameters. The Alto program host can be Iris, Maxe, etc. and the Alto program directory should be Alto. You do not need a big SysDir.
- 2. Retrieve and execute [Iris] < wd0> BareBones.cm.
 This will install minimal software utilities (Bravo, EmPress, etc.) on your disk for working with microcode. Don't forget to edit the HARDCOPY section of your User.cm and to initialize Bravo before continuing to step three.
- 3. Retrieve and execute [Iris] < wd0> MidasDisk.cm.
 This will install Swat and the Midas loader/debugger on the disk.
- 4. Retrieve and execute [Iris] < wd0> ExtantFiles.cm.
 This will install Micro.run (microcode assembler), MicroD.run (microcode instruction placer), and various microcode files currently needed to build a microcode disk.
- 5. Retrieve and execute [Iris] < wd0>MicroAll.cm.
 This will assemble the entire complement of D0 microcode. It is probably worth getting a hardcopy of this file.
- ⇒ Should we tell user to check for errors here?

As you are doubtless aware, there are two modes of microcode for the D0: Alto-compatible and D0-compatible. The following prose assumes Alto-mode in normal text and D0-mode in parenthesized text, e.g. the phrase "execute @Alto-Mumble.cm (@D0-Mumble.cm)" implies running Alto-Mumble.cm for an Alto-mode build and D0-Mumble.cm for a D0-mode build.

- 6. (Retrieve and) executed Iris] < wd0> BMesal.cm (BDMesal.cm).
 This builds the first block of the microcode, BMesal.mb (BDMesal.mb).
- 7.(Retrieve and)execute [Iris] < wd0>BAMesa.cm (BDMesa.cm).
 This builds the second block of the microcode, BAMesa.mb (BDMesa.mb).
- 8. Check your disk directory for the existence of the microcode binary files that should have been produced by the two preceding steps: BMesal.mb and BAMesa.mb (BDMesal.mb and BDMesa.mb). STORE these two files on your local file server and spin down the disk. We will now go to the second disk, since the current one probably has

only a few hundred free pages remaining.

- 9. Using another clean or erascable disk, build a Basic Mesa 5.0 disk as follows:
- A. Invoke NewOS.boot from the NetExec as detailed in step 1 of this procedure.
- B. Retrieve and execute [Iris/Isis] < Mesa> MesaDisk.cm.

This Basic Mesa 5.0 disk will contain Bravo. Other utilities may be added later if free space is available. Don't do it now!

10. Retrieve the following files:

[your-IFS] < your-directory> BMesal.mb, BAMesa.mb (BDMesal.mb, BDMesa.mb) [Iris] < wd0> MakeLoaderFile.bcd

For creating pushbutton-bootable microcode only:

[Iris] < wd0> MakeAltoBoot.mlf (MakeD0Boot.mlf) [Iris] < wd0> AltoBoot.cm (D0Boot.cm)

[Iris] < Alto> MoveToKeys.run

For creating software-bootable microcode only: [Iris] < wd0> MakeAsb.mlf (MakeDsb.mlf)

11. If you want software-bootable microcode, this is the last step. If not, skip this step and go to step 12.

For software-bootable microcode only, execute:

MakeLoaderFile.bcd MakeAsb.mlf (MakeLoaderFile.bcd MakeDsb.mlf)

This should produce the software-bootable microcode file named AMesa.sb (DMesa.sb) on your disk. This completes the build procedure. The steps below pertain only to building pushbutton-bootable microcode.

12. If you want pushbutton-bootable microcode, then continue with this step. If you want software-bootable microcode, go back to step 11.

For pushbutton-bootable microcode only, execute:

MakeLoaderFile.bcd MakeAltoBoot.mlf (MakeLoaderFile.bcd MakeD0Boot.mlf)

This should produce the bootable microcode file named AltoBoot.bt (D0Boot.bt). To make this microcode PUSHBUTTON-bootable, execute:

@AltoBoot.cm (@D0Boot.cm)

This disk should now be pushbutton-bootable on a D0. Try it.

13. End of procedure.

```
// [Iris]<wd0>MicroAll.cm
// Last modified by Chang on October 11, 1979 5:32 PM
// modified by Chang on September 7, 1979 1:33 PM
// Modified by Maxion on August 24, 1979
 // This command file assembles the entire complement of D0 microcode.
// These commands will produce the .DIB files used by MicroD.
// This procodure requires about 575 disk pages and about 35 min. to run.
// Documentation:
// Self contained;
// [Iris]<wd0>Help-wd0.bravo;
// Micro: Machine-Independent MicroAssembler by Fiala, Deutsch, Lampson.
// Micro assembles a sequence of source files with default extension ".mc" and outputs 
// four files whose extensions are ".MB", ".ER", ".LS", and ".ST". The default name for 
// these is the name of the last source file assemblod. Note that applied to this 
// command file (MicroAll.cm) there is a hack in the file DOLang.mc that causes the file 
// extension ".MB" to be changed to ".DIB". The pertinent line from DOLang.mc is: 
// "BUILTIN[SETMBEXT0,47]; *Set .mb file
// You must have the microcode assembler on your disk // [Iris]\ wd0>Micro.run or [Maxc]<Alto>Micro.run
// ...
               and the global files
[Iris]<wd0>GlobalDefs.mc and DOLang.mc
// ... and the definitions file(s) as necessary for each module.
// [Iris]<wd0>UIDefs.mc, DMDefs.mc, EtherDefs.mc, XWDefs.mc, OccupiedDefs.mc
// IUTFP (Interim User Terminal, Full Page)
// Requires [Iris]<wd0>UIDefs.mc
micro/o/u UIInit
micro/o/u UITask
micro/o/u Key
 // UTLF (User Terminal, Full Page)
// Requires [Iris]<a href="https://wdo/lfDefs.mc">// Requires [Iris]</a><a href="https://wdo/lfDefs.mc">//wdo/lfDefs.mc</a>
micro/o/u LFTask
// IRDC (Interim Rigid Disk Controller)
// Requires [Iris]<wd0>DMDefs.mc
micro/o/u DMInit
micro/o/u DMTask
// RDC (Rigid Disk Controller) micro/o/u RDC
// Requires [Iris] wd0>EtherDefs.mc
micro/o/u EtherInit
micro/o/u EtherTask
micro/o/u rs232Sio
// EtherNet masquerading as XWire
// Requires [Iris]<wd0>XWDefs.mc
micro/o/u XWInit
micro/o/u XWTask
micro/o/u XWSio2
// Nova emulator
micro/o/u Nova
 // Mesa emulator, DO mode
micro/o/u MesaLS
micro/o/u MesaJ
micro/o/u MesaX
micro/o/u MesaP
// Mesa emulator, Alto mode
micro/o/u aMesaLS/b AltoMode MesaLS
micro/o/u aMesaJ/b AltoMode MesaJ
micro/o/u aMesaX/b AltoMode MesaX
// BitBlt (Bit Block Transfer), both Alto and DO modes micro/o/u BitBlt micro/o/u aBitBlt/b AltoMode BitBlt \,
// Initialization: devices and memory micro/o/u Initialize micro/o/u AInitialize/b AltoMode Initialize
 // Fault handler
micro/o/u Fault
// Dead start and timer code micro/o/u Timer
```

// Two Stage Overlay code micro/o/u Overlay

// Blocks I and II reserved words // Requires [Iris]{wd0>0ccupiedDefs.mc micro/o/u Mesaloccupied micro/o/u Mesaloccupied

```
// [Iris]<wdo>AltoBoot.cm
// Last modified on August 17, 1979
// Last editor was Maxion.
// Command file to make a NEW Alto-mode, DO-bootable disk.
// Executing this file in the presence of the filos listed below
// will make your disk bootable from the DO Maintenance Panel.
// This procedure does not require free disk pages to run.
// Documentation:
// Self contained and [Iris]</mdo>Help-wdO.bravo
// This command file requires:
// [Iris]</mdo>AltoBoot.bt UNLESS a new AltoBoot.bt is generated.
// (See [Iris]</mdo>Help-wdO.bravo.)
MoveToKeys AltoBoot.bt 56E
// This disk is now bootable from a DO Maintenance Panel.
```

ANesa.cm 3-Nov-79 19:15:53 · Page 1

```
// [Iris]<wd0>AMesa.cm
// Last modified on 28 August 1979.
// Last editor was Maxion.
// Builds midas boot version, alto mode
// This file is basically undocumented, but will be improved later.
// (I'm not even sure what it's for or if it works. - RM)
MicroD/c AMesa/o Nova UIInit UITask Key DMInit DMTask EtherInit EtherTask rs232SIO aMesaLS aMesaJ aMesaX MesaP BitBlt Fault mInitialize
```

MICHOUNC AMESANO NOVA DITHIT DITHAN REY EMITTE DATASK ECHEFULIA ECHEFULASK 13532310 AMESANO AMESAN MESAN MESAN ELITERATIVE

```
// [Iris]<wdo>BAMesa.cm
// Last modified on August 17, 1979
// Last editor was Maxion.
// Builds second block of DO microcode, Alto-mode.
// Generates BAMesa.mb, which can be loaded into a D-machine and run by Midas.
// This procedure requires about 90 free disk pages.
// Documentation:
// [Iris]<wdo>Help-wdO.brave
// MicroD Manual by Peter Deutsch
// For origins of AMesaLS, etc. and other ".dib" files see [Iris]<wdo>MicroAll.cm
// The ".dib" files are output from the MicroAssembler, Micro (Micro.run).
// This command file requires the following files on your disk:
// [Iris]<wdo>MicroD.run
// and the .dib files (default extension) named in the commands below.
// The result of running this command file will be the generation of:
// BAMesa.MB
// ".csmap for each file. Invoked by the global "/m" switch.
// ".occupied for each file. Invoked by the global "/m" switch.
// ".regs for each file. Invoked by the global "/m" switch.
// ".regs for each file. Invoked by the global "/m" switch.
```

MicroD/m/o/r BAMesa/o MesalOccupied Nova AMesaLS AMesaJ AMesaX MesaP ABitBlt

```
// [Iris]<wdo>BareBones.cm
// Last modified on August 20, 1979.
// Last editor was Maxion.
// This command file will install the minimum (more or less) software on a disk to be // used for microcode (or other) development. The user should have "primed" a new // disk by booting NewOS.BOOT from the NetExec before using this command file. // This procedure requires about 1200 free disk pages.
// This file will install:
                                      tall:
for editing microcode, etc.
for printing with ease
for perusing your directory
for Midas ... and other things ... to work
11
            Bravo
Empress
//
//
             Neptune
            Swat
/\prime Any of these may be deleted except Swat, without which Midas will give you grief. /\prime Removal of any of the others will only inconvenience you.
// Documentation:
// Self contained.
Login
// Retrieve tools and fonts
Ftp.run Maxc ↑
Directory/c Alto Retrieve/c RotrieveBravo.cm EmPress.run Neptune.run InstallSwat.run †
Retrieve/s NProg-User.cm User.cm †
T
Directory/c AltoFonts Retrieve/c TimesRoman8.al TimesRoman10.al TimesRoman12.al TimesRoman14.al Helvetica8.al Helvetica10.al Helvetica12.
**al Helvetica12b.al Helvetica18.al Gacha8.al Gacha10.al Gacha12.al Hippo10.al Logo24.al Math10.al Arrows10.al t
Directory/c Fonts Retrieve/c Fonts.Widths
// Install Swat
InstallSwat
Delete InstallSwat.run
// Bravo is not fetched until here because installing it requires the font // files and User.cm. Be sure to re-install Bravo if you change user.cm.
@RetrieveBravo.cm
Delete RetrieveBravo.cm Dumper.Boot DMT.boot
// Install a variable pitch system font
Copy SysFont.al ← TimesRoman12.al
// Must boot now because of OS bug that may cause it to // crash if \ensuremath{\mathsf{SysFont}} , al got bigger.
BootFrom Sys.Boot
// Please edit the [HARDCOPY] section in User.cm to specify the name // of your regular Press-printing server, then say Bravo/i.
// Delete this command file.
Delete BareBones.cm
```

```
// [Iris]<wdo>BDMesa.cm
// Last modified on August 17, 1979
// Last editor was Maxion.
// Builds second block of DO microcode, DO-mode.
// Generates BDMesa.mb, which can be loaded into a D-machine and run by Midas.
// This procedure requires about 90 free disk pages.
// Documentation:
// [Iris]<wdo>NieroD.heavo
// MicroD Manual by Peter Deutsch
// For origins of ".dib" files see [Iris]<wdo>MicroAll.cm
// The ".dib" files are output from the MicroAssembler, Micro (Micro.run).
// This command file requires the following files on your disk:
// [Iris]<wdo>MicroD.run
and the .dib files (default extension) named in the commands below.
// The result of running this command file will be the generation of:
// BDMesa.NB
// ~.csmap for each file. Invoked by the global "/m" switch.
// ~.occupied for each file. Invoked by the global "/m" switch.
// ..regs for each file. Invoked by the global "/m" switch.
```

MicroD/m/o/r BDMesa/o Mesaloccupied MesalS MesaJ MesaX MesaF BitBit

BDMesa1.cm 3-Nov-79 19:15:53 Page

MicroD/m/o/r BDMesal/o Mesa2occupied LFInit LFTask Key DMInit DMTask RDC XWInit XWSio2 XWTask rs232Sio Fault Initialize Overlay Timer

BMosa1.cm 3-Nov-79 19:15:53 Page 1

MicroD/m/o/r BMesa1/o Mesa2occupied LFInit LfTask Key DMInit DMFask RDC EtherInit EtherTask rs232Sio Fault Alnitialize Overlay Timer

```
// [Iris]<wdo>BuildSys.cm
// Last modified on August 17, 1979
// Last editor was Maxion.
// This command file builds the DO microcode system.
// It is essentially the concatenation of the ".cm" files in the commands below PLUS
// the apparatus to create the pushbutton & soft boot files for Alto- and DO-modes.
// Documentation:
// Self contained and [Iris]<wdo>Help-wdO.bravo

// Salient results:
// Create the pushbutton & soft boot files for Alto- and DO-modes.
// These files will be named AltoBoot.bt, AMesa.sb, DOBoot.bt, and DMesa.sb
// Where ".bt" indicates pushbutton-bootable and ".sb" indicates software-bootable.
// This command file requires the following files on your disk:
// [Iris]</ri>
// [Iris]</ri>
// List (wdO)MakeLoaderFile.bcd
// [Iris]</ri>
// List usual to have run MicroAll.cm before running this file.
// Build first block of DO microcode, Alto-mode: BMesal.mb.
@BMesal.cm
delete BMesal.dls
// Build second block of DO microcode, DO-mode: BDMesal.mb.
@BDMesal.cm
delete DDMesal.dls
// Build second block of DO microcode, DO-mode: BDMesal.mb.
@BDMesal.cm
delete BDMesal.dls
// Build second block of DO microcode, DO-mode: BDMesa.mb.
@BDMesal.cm
delete BDMesal.dls
// Create the pushbutton & soft boot files for Alto- and DO-modes.
MakeLoaderFile MakeAll.mlf
```

EMPRESS.RUN Gacha/f 6/p daisy/h AltoMode.mc BAMesaOccupied.mc BDMesaloccupied.mc BDMesaOccupied.mc BitBlt.mc BMesaloccupied.mc DoLang.mc ***UMDefs.mc DMTask.mc EtherDefs.mc EtherDefs.mc EtherTask.mc Fault.mc GlobalDefs.mc Initialize.mc Kernel.mc Key.mc LFdefs.mc LF ***init.mc LFkey.mc LFtask.mc Mesaloccupied.mc Mesa2occupied.mc MesaJ.mc MesaLS.mc MesaP.mc MesaX.mc Nova.mc OccupiedDefs.mc Overlay.mc RD ***C.mc RDCdefs.mc rs232Async.mc rs232AsyncTest.mc rs232Bit.mc rs232Bit.mc rs232Bit.st.mc rs232Byte.mc rs232Byte.mc rs232Byte.mc rs232Cocupied.mc ***R S2322SIO.mc rs232Test.mc Timer.mc UTDefs.mc UTInit.mc UTTask.mc XWInit.mc XWINIT

```
// [Iris]<wd0>D0boot.cm
// Last modified on August 17, 1979
// Last editor was Maxion.
// Command file to make a NEW DO-mode, DO-bootable disk.
// Executing this file in the presence of the files listed below
// will make your disk bootable from the DO Maintenance Panel.
// This procedure does not require free disk pages to run.
// Documentation:
// Self contained and [Iris]<wd0>Help~wd0.bravo
// This command file requires:
// [Iris]<Alto>MoveToKeys.run
// [Iris]<wdo>Doboot.bt UNLESS a new D0boot.bt is generated.
// (See [Iris]<wdo>Help-wd0.bravo.)
MoveToKeys D0boot.bt 56E
// This disk is now bootable from a DO Maintenance Panel.
```

DMesa.cm

3-Nov-79 19:15:53

Page 1

```
// [Iris]<wd0>DMesa.cm
// Last modified on 28 August 1979.
// Last editor was Maxion.
// Builds midas boot version, D0 mode
// This file is basically undocumented, but will be improved later.
// (I'm not even sure what it's for or if it works. - RM)
MicroD/c DMesa/o Nova UIInit UITask Key DMInit DMfask EtherInit EtherTask rs232Sio MesaLS MesaJ MesaX MesaP BitBit Fault mInitialize
```

```
// [Iris]<adobExtantFiles.cm
// Last modified Chang, October 17, 1979 11:32 AM
// modified Chang, Sptember 28, 1979 5:34 PM
// Modified by Maxion on August 24, 1979
// Documentation:
// Self contained and [Iris]<adobe="mailto:decorate">
// Discommand file will fetch and install:
// the microcode files currently needed to build a microcode disk from scratch;
// the microcode instruction placer, Micro.run;
// the microcode instruction placer, MicroD.run.
// This procedure requires about 1000 free disk pages.
// Brief explanation of file requirements for Microcode;
// Micro.run ... microcode assembler - needed for MicroAll.cm
// MicroD.run ... microcode instruction placer - needed for building Mesa microcode
// DOLang.mc ... microcode definition language - needed for MicroAll.cm
// GlobalDefs.mc ... global definitions for microcode - needed for MicroAll.cm
// ~mlf ... data for MakeLoaderFile.
// For brief explanations of the rest of these microcode files, see MicroAll.cm.

FTP Iris Directory/c <adob > Retrieve/c Micro.run MicroD.run GlobalDefs.mc DOLang.mc †
AltoMode.mc MesalS.mc Mesal.mc MesaP.mc BitUlt.mc Nova.mc Initialize.mc Fault.mc UIDefs.mc UIInit.mc UITask.mc LFDefs.mc LFInit.
**mc LFTask.mc RS232510.mc Timer.mc Overlay.mc MesalOccupied.mc Mesa2Occupied.mc OccupiedDefs.mc RDC.mc EtherDefs.mc EtherInit.mc
**InterFask.mc RS23252510.mc Timer.mc Overlay.mc Mesa1Occupied.mc Mesa2Occupied.mc OccupiedDefs.mc RDC.mc EtherDefs.mc EtherInit.mc
**InterFask.mc RS23252510.mc Timer.mc Overlay.mc Mesa1Occupied.mc Mesa2Occupied.mc Mesa2Occupied.mc Kernel.mc '
**MicroAll.cm BMesa1.cm BDMesa1.cm BDMesa2.cm BDMesa2.cm
```

Time.cm 3-Nov-79 19:15:53 Page 1

ftp iris dir/c <ado>40w> ret/c AltoMode.mc BAMesaOccupied.mc BDMesaloccupied.mc BDMesaOccupied.mc BitBlt.mc BMesaloccupied.mc DOLang.mc D
**MDefs.mc DMInit.mc DMIask.mc EtherDefs.mc EtherInit.mc EtherTask.mc Fault.mc GlobalDefs.mc Initialize.mc Kernel.mc Key.mc LFdefs.mc LFi
**nit.mc LFkey.mc LFtask.mc Mesaloccupied.mc Mesa2occupied.mc MesaJ.mc MesaLS.mc MesaP.mc MesaX.mc Nova.mc OccupiedDefs.mc Overlay.mc RDC
**.mc RDCdefs.mc rs232Async.mc rs232Async.mc rs232Bit.mc rs232Bit.est.mc rs232Byte.mc rs232Bytefest.mc rs232Defs.mc rs232Occupied.mc
**RS232SIO.mc rs232Test.mc Timer.mc UIDefs.mc UIInit.mc UITask.mc XWDefs.mc XWInit.mc XWInit2.mc XWSio.mc XWSio2.mc XWTask.mc AltoBoot.cm
**AMesa.cm BAMesa.cm BareBones.cm BDMesa.cm BDMesa1.cm BMesa1.cm BuildSys.cm DDBoot.cm DMesa.cm ExtantFiles.cm MicroAll.cm MidasDisk.cm
**rs232BuildSB.cm rs232Test.cm

empress Gacha6/f AltoMode.mc BAMesaOccupied.mc BDMesaOccupied.mc BDMesaOccupied.mc BitBlt.mc BMesaloccupied.mc DDLang.mc DMDefs.mc DMIni
**t.mc DMTask.mc EtherDefs.mc EtherInit.mc EtherTask.mc Fault.mc GlobalDefs.mc Initializa.mc Kernel.mc Key.mc !Fdofs.mc !Finit.mc LFkey.m

**c LFtask.mc Mesaloccupied.mc Mesa2occupied.mc Mesa3.mc Mesa1.mc Mesa1.mc MesaX.mc Nova.mc OccupiedDefs.mc Overlay.mc RDC.mc RDCdefs.mc
**r rs232ASync.mc rs232ASync.mc rs232Bsync.fest.mc rs232BitTest.mc rs232BytCept.mc rs232BytCept.mc rs232Bsync.mc rs232Cept.mc mc RS23SBitTest.mc Timer.mc UIDefs.mc UIInit.mc UITask.mc XWDefs.mc XWInit.mc XWInit2.mc XWSio.mc XWSio2.mc XWTask.mc AltoBoot.cm AMesa.cm BAMe
**sa.cm BareBones.cm BDMesa.cm BDMesa1.cm BMesa1.cm BuildSys.cm D0Boot.cm DMesa.cm Extantfiles.cm MicroAll.cm MidasDisk.cm rs232BuildSB.c
**m rs232Test.cm

```
// [Iris]<wdo>MidasDisk.cm
// Last modified on August 20, 1979
// Last editor was Maxion.

// This command file:
// will (re)install Midas (loader/debugger) on your frosh (or present) disk;
// will (re)install Swat on your frosh (or present) disk;
// will (re)install Swat on your frosh (or present) disk;
// will Anadie ONLY Midas and Swat - nothing more!!
// requires about 510 disk pages to run.
// Documentation:
// Solf contained and [Iris]
// Got Swat and install it. Also get appropriate Midas files.

FTP Iris Directory/c <Alto> Retrieve/c InstallSwat.run f
f
Directory/c <WDO> Retrieve/c AMesa.midas BAMesa.mb BDMesa.mb BDMesal.mb Boot.midas DMesa.midas DOLoader.mb Kernel.mb Midas.mida
*** Midas.programs Midas.run User-Midas.programs

InstallSwat
Delete InstallSwat.run

Delete MidasDisk.cm
// Initialize Midas.
// Delete Dumper.boot if you wish.
// Delete Dumper.boot if you wish.
// Swat users: Consider obtaining the new file Swat.help.
```

```
// [Iris]<wdo>rs232BuildSB.cm
// Last modified on September 18, 1979
// Last editor was Maxion.
// This command file builds software-bootable files for rs232 microcode.
// Salient outputs from this command file are:
// rs232Async.sb
// rs232Byte.sb
// rs232Bit.sb
// Documentation:
// Self contained and [Iris]<wdo>Help-wdo.bravo
// This command file requires the following files on your disk:
// [Iris]<wdo>Micro.run or [Maxc]<Alto>Micro.run (the microcode assembler)
// [Iris]<wdo>Micro.run or [Maxc]<Alto>Micro.run (the microcode assembler)
// [Iris]<wdo>Micro.run or [Maxc]<Alto>Micro.run (the microcode assembler)
// [Iris]<wdo>DoLang.mc
// [Iris]<wdo>DoLang.mc
// and the .mc files (default extension) and .mlf files named in the commands below.
// Assemble rs232occupied.mc
Micro/u/o rs232Occupied.mc
Micro/u/o rs232Async
Micro/u/o rs232Async.mlf
// Build Asynchronous system: software-bootable file rs232Byte.sb
Micro/u/o rs232Byte
Micro/u/o rs232Byte
Micro/u/o rs232Byte micro/u/o rs232Byte.mlf
// Build Bit Synchronous system: software-bootable file rs232Bit.sb
Micro/u/o rs232Bit.mlf
```

```
// [Iris]<wdo>rs232Test.cm
// Last modified on June 1, 1979
// Last editor was BRD.
// This command file builds RS232 microcode test programs.
// Salient output files from this command file are the microcode binaries:
// rs232AsyncTest.mb
// rs232ByteTest.mb
// rs232BitTest.mb
// Documentation:
// Micro: Machine-Independent MicroAssembler by Fiala, Deutsch, Lampson
// MicroD Manual by Peter Deutsch
// This command file requires the following files on your disk:
// [Iris]<wdo>MicroD.run or [Maxc]<Alto>Micro.run (the microcode assembler)
// [Iris]<wdo>MicroD.run
// [Iris]<wdo>rs232Async.mc for asynchronous test only
// [Iris]<wdo>rs232Byte.mc for byte asynchronous test only
// [Iris]<wdo>rs232Bit.mc for all tests
// ... and the .mc files (default extension) named in the commands below.
// Build Asynchronous Test
MicroDuo rs232ByteTest
MicroDuo rs232ByteTest
MicroDuo rs232ByteTest
MicroDuo rs232ByteTest
MicroDuo rs232ByteTest
MicroDuo rs232ByteTest
MicroDuo rs232BitTest
```

```
[BRAVO]
A.INIT: "{6,2,0,4}g'01
**@06[01]{6,2,0,0}1;*1z@0L[177762,177777,]756
***1
 **Page Numbers: Yes First Page: 1
Heading:
***1;*h
*q
y@@E"
B.INIT:"\{6,2,0,4\}g'@1config    **@@G[@1config]\{6,2,0,0\}wny1114,y1114,y1114,\{6,4,0,4\}g'@1errlog    *@@G[@1errlog]\{6,2,0,0\}n@GE"
C.INIT:"{6,1,0,0}g'line.cm
**@@G[line.cm]@@E"
D.INIT:"{6,2,0,0}g'@1
**@@G[@1]{6,2,0,0}wny660,y660,y660,{6,4,0,0}g'@2
**@@G[@2]@@E"
G.INIT:"{6,2,0,6}g'Q1
**@@G[@1]{6,2,0,0}h
H.INIT:"{6,2,0,6}g'@1
**@0G[@1]{6,2,0,0}hc'@2
**@0@0'@3
**
*q
@@E"
J.INIT:"{6,2,0,4}g'@1
**@@G[@1]{6,2,02,02}N@@E"
L.INIT:"{6,2,0,4}g'@1config
**@@G[@1config]{6,2,0,0}wny1114,y1114,y1114,{6,4,0,4}g'@1errlog
**@@G[@1errlog]{6,2,0,0}@@E"
M.INIT:"{6,2,0,4}g'@1mesa
**@@G[@1mesa]{6,2,0,0}wny1114,y1114,y1114,{6,4,0,4}g'@1errlog
**@@G[@1errlog]{6,2,0,0}@@E"
N.INIT:"{6,1,0,0}g'@1
**@@G[@1]@@E"
S.INIT:"{6,2,0,4}g'@1.mesa
**@@G[@1.mesa]{6,2,0,0}1;*1z@@L[177762,177777,]756
***†'
**Page Numbers: Yes First Page: 1
Heading:
***1;*h
*q
y@@E"
A.QUIT: "{6,2,0,0}1;*1z@@L[177762,177777,]756
***1
**Page Numbers: Yes First Page: 1
Heading: ***1;*h
 * q
B.QUIT:"{6,1,0,0}q Delete @4errlog; Binder /-p @4/g IF.run/r @4errlog then Bravo/B @4 \,
C.QUIT:"*q
@@@4@@
D.QUIT:"{6,2,0,0}q
BRAVO/D @4 @5
F.QUIT: "*q
FTP Iris Store/c 04; Delete 04 04$
G.QUIT:"*q
Chat @4/D
M.QUIT:"\{6,1,0,0\}q Delete 04errlog; Compiler -Alto/c -pause/c 04 IF.run/r 04errlog then Bravo/M 04
N.QUIT:"{6,1,0,0}q
Delete @4errlog @5errlog; Compiler -Alto/c -pause/c @4 @5; Bravo/M @4; Bravo/M @5
P.QUIT:"{6,1,0,0}q
Delete @4errlog; Compiler -pause/c @4; Bravo/M @4
Q.QUIT:"{6,1,0,0}q
Delete @4errlog @5errlog: Compiler -pause/c @4 @5;Bravo/M @4; Bravo/M @5
R.QUIT: "{6,2,0,0}q
```

```
BRAVO/N 04
S.QUIT:"*q
FTP Iris Store/c @4
T.QUIT:"*q
FTP Iris store/s 04 03>04
U.QUIT:"{6,1,0,0}q
 y
Copy temp.ts ← bravo.ts;BRAVO/d user.cm temp.ts
FONT: 0 HELVETICA 8 HELVETICA 10 HELVETICA 8
FONT: 1 HELVETICA 7 HELVETICA 8 HELVETICA 7
FONT: 5 HELVETICA 12 HELVETICA 12 HELVETICA 12
OFFSET: Standard offset = 4
TABS: Standard tab width = 635
LEAD: Line leading = 6, Paragraph leading = 12
NESTED: Delta left = 635, Delta right = 0
SCREEN: Screen top = 25, System window end = 90, Screen bottom = 780
MARGINS: Paragraph margin = 2998, Left margin = 2998, Right margin = 20598
[HARDCOPY]
HOSI: Iris
PREFERREDFORMAT: PRESS
PRESS: Daisy
PRINTEDRY: "DaleKnutsen"
EXTENSION: .mesa
FONT: HELVETICA 10 MRR
[CHAT]
BELL: DING FLASH
DORDER: BLACK
FONT: Gachalo.al
LINEFEEDS: OFF
TYPESCRIPT: Chat.ts 10000
TYPESCRIPTCHARS: OFF ON
[DDS]
FONT: Holvetica10.al
SMALLFONT: sysfont.al
CONTEXT: not ("al or ".run or ".image or sys" or ".cm" or ".scratch" or dds" or swat" or bravo.")
FULLINIT: NO
SELSPEC: "
SORT BY: name, extension
SHOW: size
[TOOLS]
BITMAP: [x: 64, y: 128, w: 478, h: 400]
DEBUG: No
ToolsFont: SysFont.al
FileHost: Iris
 FileDirectory: (Wpilot>
[Librarian]
Server: Marion
Root: <CnPilot>Root
NamePrefix: <CoPilot>
NameSuffix: mesa
BcdBucket: [Iris]<Wpilot>
DefaultContentsLocation: [Iris]<Wpilot>
Limpets: pointsto
Children: comprises <*>
LevelSpacing: 32
LevelSpacing: 32
InLevelSpacing: 16
NameThru: Yes
Sideways: True
[MAILCHECK]
HOST: Maxc
NEWMAIL: CHAT @H MSG.DO/D
TIME: YES
[EXECUTIVE]
Font: Helvetica12
eventBooted: Login // Hi, Dale!
eventRFC: FTP // eventRFC
eventInstall: // eventInstall
eventAboutToDie: // eventAboutToDie
eventUnknown: // eventUnknown
 eventClockWrong: SetTime // eventClockWrong
```

*Last Modified by Sandman on February 23, 1979 11:36 AM CUILTIN[SET, 11]; SET[AltoHode, 1];

```
* MicroD 8.11 (OS 16) of July 1, 1979

* at 17-Oct=79 11:59:10
INSERT[OccupiedDefs];
            TITLE[BAMesaOccupied];
* Locations reserved on page 0
            IMRESERVE[0, 2, 75];
IMRESERVE[0, 156, 10];
IMRESERVE[0, 173, 4];
IMRESERVE[0, 300, 32];
st Locations reserved on page 1
            IMRESERVE[1, 0, 400];
* Locations reserved on page 4
            IMRESERVE[4, 0, 340];
IMRESERVE[4, 341, 1];
IMRESERVE[4, 345, 1];
IMRESERVE[4, 351, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 365, 1];
IMRESERVE[4, 371, 1];
IMRESERVE[4, 375, 1];
IMRESERVE[4, 377, 1];
IMRESERVE[4, 377, 1];
* Locations reserved on page 5
            IMRESERVE[5, 0, 400];
* Locations reserved on page 6
             IMRESERVE[6, 0, 363];
IMRESERVE[6, 365, 1];
IMRESERVE[6, 371, 1];
IMRESERVE[6, 375, 1];
IMRESERVE[6, 377, 1];
* Locations reserved on page 7
             IMRESERVE[7, 0, 400];
* Locations reserved on page 11B
             IMRESERVE[11, 0, 366];
* Locations reserved on page 14B
             IMRESERVE[14, 137, 241];
* Locations reserved on page 15B
             IMRESERVE[15, 0, 376];
IMRESERVE[15, 377, 1];
* Locations reserved on page 16B
             IMRESERVE[16, 0, 357];
             END;
```

```
* MicroD 8.11 (OS 16) of July 1, 1979
* at 17-Oct-79 11:09:37
INSERT[OccupiedDefs];
         TITLE[BDMesa10ccupied];
* Locations reserved on page 0
          IMRESERVE[0, 100, 233];
IMRESERVE[0, 335, 23];
IMRESERVE[0, 361, 17];
* Locations reserved on page 1
          IMRESERVE[1, 100, 266];
* Locations reserved on page 2
          IMRESERVE[2, 100, 242];
IMRESERVE[2, 372, 1];
IMRESERVE[2, 374, 1];
IMRESERVE[2, 376, 1];
* Locations reserved on page 3
          IMRESERVE[3, 0, 307];
IMRESERVE[3, 370, 3];
IMRESERVE[3, 374, 3];
* Locations reserved on page 7
          IMRESERVE[7, 27, 1];
IMRESERVE[7, 76, 1];
* Locations reserved on page 10B
          IMRESERVE[10, 0, 363];
* Locations reserved on page 12B
          IMRESERVE[12, 0, 375];
* Locations reserved on page 13B
          IMRESERVE[13, 0, 305];
* Locations reserved on page 14B
          IMRESERVE[14, 0, 137];
* Locations reserved on page 15B
          IMRESERVE[15, 300, 1];
* Locations reserved on page 16B
          IMRESERVE[16, 0, 320];
* Locations reserved on page 17B
          IMRESERVE[17, 140, 40];
         END;
```

```
* MicroD 8.11 (OS 16) of July 1, 1979

* at 17-Oct-79 11:11:10
INSERT[OccupiedDefs];
                 TITLE[BDMesaOccupied];
* Locations reserved on page 0
                 TMRESERVE[0, 2, 22];

IMRESERVE[0, 166, 10];

IMRESERVE[0, 173, 4];

IMRESERVE[0, 300, 32];
* Locations reserved on page 4
                IMRESERVE[4, 0, 332];
IMRESERVE[4, 335, 1];
IMRESERVE[4, 341, 1];
IMRESERVE[4, 345, 1];
IMRESERVE[4, 351, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 371, 1];
IMRESERVE[4, 371, 1];
IMRESERVE[4, 377, 1];
* Locations reserved on page 5
                 IMRESERVE[5, 0, 400];
* Locations reserved on page 6
                IMRESERVE[6, 0, 324];
IMRESERVE[6, 325, 2];
IMRESERVE[6, 331, 3];
IMRESERVE[6, 336, 3];
IMRESERVE[6, 341, 3];
IMRESERVE[6, 345, 3];
IMRESERVE[6, 351, 3];
IMRESERVE[6, 365, 3];
IMRESERVE[6, 365, 3];
IMRESERVE[6, 365, 1];
IMRESERVE[6, 371, 1];
IMRESERVE[6, 377, 1];
IMRESERVE[6, 377, 1];
st Locations reserved on page 7
                 IMRESERVE[7, 0, 360];
IMRESERVE[7, 361, 1];
IMRESERVE[7, 365, 1];
IMRESERVE[7, 371, 1];
IMRESERVE[7, 375, 1];
IMRESERVE[7, 377, 1];
* Locations reserved on page 11B
                 IMRESERVE[11, 0, 316];
* Locations reserved on page 14B
                 IMRESERVE[14, 137, 233];
st Locations reserved on page 15B
                 IMRESERVE[15, 0, 372];
IMRESERVE[15, 377, 1];
* Locations reserved on page 16B
                 IMRESERVE[16, 0, 357];
                 END;
```

```
insert[dolang];
NONIDASINIT; LANGVERSION; MULTDIB;
insert[GlobalDofs];
fITLE[BITBLT];
* Last modified by Chang, September 11, 1979 8:46 AM, interrupts off problems

* modified by Johnsson, June 28, 1979 8:50 AM

* BBTable format
                 NAME
FUNCTION
                                                         bit 0 Long Bitblt; bits 14-17 function (see below)
                   unused
DBCA
                                                                               Base Core Address of dest bit map
Dit Map Width in words
Left X offset from first bit
Top Y offset from first scan line
Width in bits of bit map
Height in scan lines of bit map
                                      Destination BCA
Destination BMR
                   DBMR
                                      Destination LX
Destination TY
                   DLX
DTY
            6
                   DW
                                      Destination W
Destination H
                   SBCA
                                      Source BCA
Source BMR
Source LX
Source TY
          10
                   SBMR
                 SBMR Source
SLX Source
STY Source
Gray0
Gray1
Gray2
Gray3
LongSourceLo
LongSourceHi
LongDostLo
LongDostli
          12
         13
14
15
16
                                                         These four words are the Gray Block
GrayO is used on the first item, .
Gray1 on the second, Gray2 on the third,
Gray3 on the fourth, GrayO on the fifth,etc.
         17
         21
                   Bit BLT functions
                                      MA, MB SALUFOP
                   CODE
                                                                                               Dost ←
                                                                                               Src
                                                                                               Src OR Dest
Src XOR Dest
notSrc AND Dest
notSrc
                                                         R OR T
                                                         R XOR T
R AND notT
                                       0
                                                         R OR notT
R OR notT
R XNOR T
R AND T
                                                                                              notSrc
notSrc OR Dest
notSrc XOR Dest
Src AND Dest
(Src AND Gry) OR (notSrc AND Dest)
(Src AND Gry) OR Dest
(Src AND Gry) XOR Dest
not(Src AND Gry) XOR Dest
not(Src AND Gry) AND Dest
                                      1
                                                         XXX
R OR T
R XOR T
R AND notT
                      11
                      13
                                                                                              Gry
Gry OR Dest
Gry XOR Dest
notGry AND Dest
                      14
15
                                                         R OR T
                                       0
                                       1
                      16
17
                                                         R XOR T
R AND notT
                    interpretation of bbFunction bits
                                      mesa long pointer
mesa called = 1 / nova called = 0
                           01
                                     mesa called - t / nota called unused bot to top = 1 / top to bot =0 r to 1 = 1 / 1 to r = 0 which-innerloop index
                    02-05
                          06
                   07
10-12
                   13
14-17
                                      zero
Bitbit function code
```

%

```
*dispatch tables for bitblt

SET[BBP1P, LSHIFT[BBP1, 10]];
SEI[BBP2P, LSHIFT[BBP2, 10]];
SET[BBILA, ADD[BBP1P, 100]];
SET[BBILB, ADD[BBP1P, 120]];
SET[BBILB, ADD[BBP1P, 140]];
SET[BBILC, ADD[BBP1P, 160]];
SET[BBILL, ADD[BBP1P, 200]];
SET[BBILLA, ADD[BBP1P, 200]];
SET[BBILDX, ADD[BBP1P, 220]];
SET[BBILDX, ADD[BBP1P, 240]];
SET[BBILDX, ADD[BBP1P, 240]];
SET[BBILDX, ADD[BBP1P, 240]];
                                           BBFA dispatch values
                                           set[BBNRM,7];
set[BBDST,6];
set[BBSRC,5];
set[BBBTH,4];
set[BBITM,3];
                                                                                                                             *no refill
*destination refill
*source refill
*source and destination refill
*item refill
                                           set[bblLtype0,
set[bblLtype1,
set[bblLtype2,
set[bblLtype3,
set[bblLtype4,
                                                                                                                                           00];
02];
04];
06];
10];
```

```
Initialization * determination of bit blt directions (top to bottom , left to right) dty < sty (top to bottom , right to left) (dty ^{\circ} sty) and (dlx > slx) (bottom to top , left to right) ((dty ^{\circ} sty) and (dlx ^{\circ} < slx)) or (dty > sty)
%
              ONPAGE[8BP2];
bbp2ret:
                           return:
MesaBitBLT: 1u ← xfWDC; *T has address of table
             SLT: IN ← XTMDC; "I has address of capte skip[ALD=0];
NWW ← (NWW) or (100000c); *disable interrupts in XfWDC#0
AC2 ← T;
f ← MDShi, task;
AC3 ← T;
*Long pointer to BitBLT table in AC2,AC3
AC0 ← 40000C, goto[bbBitBLT];
 *get here when finished, with test of "entered from Mesa" flag pending
* bbMdone: loadpage[4];
* stack&-2, gotop[MesaBBret];
bbMdone: stack&-2, loadpage[4];
NWW ← (NWW) and not (100000C), gotop[MesaBBret];
 *common bitblt code bbBITBLT:
             pfetch1[AC2,bbFunction,0], call[bbp2ret];*fetch function
pretch2[AC2,bbRTEMs1x,12],task;*fetch s1x and sty
             bbSrcQAddrLo < zero;
pfetch2[AC2,bbRTEMdlx,4];*fetch dlx and dty
             tr((17c), task;

tr((18h[ACO, 1])or(t);

pfetchb[AC2, bbttemWidth,6], call[bbp2ret];*fetch dw and dh

bbFunction-(bbFunction)and(t);*Insure no garbage and mask bit 0 if entered from Nova
             task,bbFunction(bbFunction)or(t); *"called from Mesa" bit
t - ldf[bbFunction,14,2];
lu - bbItemWidth;
RTEMP-C T ,skip[alu#0];
lu - ldf[bbFunction,1,1], goto[bbExit]; *Completion return - item width is zero
            The idf[bbFunction,1,1], goto[bbExit]; *Completion return - it RTEMP+t;
Iu ← (RTEMP) xor (3c);
skip[alu#0];
goto[bbTB], bbSrcQAddrLo ← (1c); *if function is 14-17,
T ← bbRTEMdty;
LU ← (bbRTEMsty) - (T); *calc sty - dty
GOTO[bbBT1, alu<0], freezeresult;
GOTO[bbBT, ALU#0];
T ← bbRTEMdtx;
LU ← (bbRTEMstx) - (T); *calc slx - dlx
DBLGGTO[bbBTk, bbTBLR, ALU<0], t ← Stack;
GOTO[bbBTLR], t ← Stack; *bottom to top, left to right
GOTO[bbBTLR], t ← Stack; *top to bottom, left to right
                                                                                *if function is 14-17, source not used, use tblr
                                                                                              *calc sty - dty
bbA3:
                                                                                              *calc slx - dlx
bbBT1:
```

•

.

```
general initialization
                                     calc ss
                                                    (1sh[4](sbca + (sty * sbmr)) + s1x) 24 bits
   bbGenlInit:
                    skip[r even] , lu + bbSrcQAddrLo;
goto[bbinnosrc], pfetch2[AC2,bbBBCA,2];
pfetch2[AC2,bbSBCA,10];*fetch sbca and sbmr
goto[bbLongSrcGet,r<0],lu+bbFunction;
   bbShortSrcGet:
                       t←bbSBCA;
  call[bbp2ret],bbSrcQAddrLo+t;
goto[bbSrcInit],bbSrcQAddrHi+(zero);*short form set-up
bbLongSrcGet:
                      call[bbp2ret],pfetch2[AC2,bbSrcQAddrLo];*long form set-up
   T C DOSDMR;

RTEMP C T;

F C Oc, call[bbSrcMul];

I C (bbR1EMsty) + (T);

bbRTEMsty C Ish[bbRTEMsty, 1], goto[.+2, Reven];

bbRTEMsty C Ish[bbRTEMsty, 1], goto[.+2, ALU=0];
   bbSrcMu1:
                    return:
  bbSrcMilDone:
bbSrcQAddrLo+(bbSrcQAddrLo)+(t);
skip[nocarry], t-1sh[bbSrcQAddrLo,4];*move SrcQAddr to SrcStartBit
bbSrcQAddrHir-(bbSrcQAddrHi)+1;
                    bbSrcStartBitLo+t;
t+rsh[bbSrcQAddrLo,14];
                    tersn[bbSrcQAddrLo,14];
task,tr[lsn[bbSrcQAddrli,4])+(t);
bbSrcStartBitHi+t;
tebBRIEMs1x;*add s1x to SrcStartBit
bbSrcStartBitLo+(bbSrcStartBitLo)+(t);
skip[nocarry], bbSrcQAddrLo+(bbSrcQAddrLo)and not(3c);
bbSrcStartBitHi+(bbSrcStartBitHi)+1;* SrcStartBit now complete
                                    calc ds
                    ds (1sh[4](dbca + (dty * dbmr)) + dlx) 24 bits pfetch2[AC2,bbDBCA,2];*fetch dbca and dbmr
                    goto[bbShortDestGet,r>=0],lu+bbFunction;
   bbLongDestGet:
                    t+22c:
                    goto[bbDestInit],pfetch2[AC2,bbDestQAddrLo];
   bbShortDestGet:
                   t∈bbDBCA;
task,bbDestQAddrLo∈t;
bbDestQAddrHi<(zero);*short form set~up
y * dbmr. 16-bit product
                  bbDestQAddrLo+(bbDestQAddrLo)+(t);
skip[nocarry],telsh[bbDestQAddrLo,4];*move DestQAddr to DestStartBit
bbDestQAddrHie,bbDestQAddrHi)+1;
bbDestStartBitLo+t;
goto[.+1],tersh[bbDestQAddrLo,14];
t+(1sh[bbDestQAddrHi,4])+(t);
task,bbDestStartBitHiet;
t+bbRTEMdlx;*add dlx to DestStartBit
bbDestStartBitLo+(bbDestStartBitLo)+(t);
skip[nocarry],t \u2208 bbltemWidth;
bbDestStartBitHi+(bbDestStartBitHi)+1;* DestStartBit now complete
bbMinusItemWidth \u2208 (zoro) - (T); *want minus item width
                    bbMinusItemWidth (zero) - (T); *want mi test for specific initialization (bottom to top) lu-1df[bbFunction,6.1];
                                                                                                        *want minus item width
                   goto[bbILX0,alu=0];
this will go to bbilx0 if t to b
or bbilx1 if b to t
  bbILX1: t & bbSBMR;
task,bbSBMR + (zero) - (t);
t & bbDBMR;
bbDBMR + (zero) - (t);
   bbILX0:
                   T ← (Stack);
bbItemsRemainingMinus1 ← (bbItemsRemaining) - (T) - 1;
skip[alu>=0], bbItemsRemainingMinus2 ← (bbItemsRemainingMinus1) - 1;
lu ← ldf[bbFunction,1,1], goto[bbExit]; *Completion return - no items remaining
                   In + Idi[burniction, 1,1], goodback
bbGrayCnt + T;
skip[r even], lu + bbSrcQAddrLo;
goto[.+2], SB + bbDestStartBitLo;
SB + bbSrcStartBitLo;
task,DB + bbDestStartBitLo;
MNBR + bbMinusItemWidth;
   bbfd:
                    DISPATCH[bbFunction, 14,4];
                    DISP[bbFUN00];
will dispatch to bbfunN for function N
```

```
bbFUN00: goto[bbEndInit], T + (204C), AT[BBF,0]; *salufop + [0,0,r or t] bbFUN01: goto[bbEndInit], T + (304C), AT[BBF,1]; *salufop + [1,0,r or t] bbFUN02: goto[bbEndInit], T + (363C), AT[BBF,2]; *salufop + [1,0,r or t] bbFUN03: goto[bbEndInit], T + (327C), AT[BBF,2]; *salufop + [1,0,r or not t] bbFUN04: goto[bbEndInit], T + (327C), AT[BBF,4]; *salufop + [0,1,r or not t] bbFUN06: goto[bbEndInit], T + (104C), AT[BBF,6]; *salufop + [1,1,r or t] bbFUN06: goto[bbEndInit], T + (154C), AT[BBF,6]; *salufop + [1,1,r and t] bbFUN07: goto[bbEndInit], T + (154C), AT[BBF,6]; *salufop + [1,1,r and t] bbFUN07: goto[bbEndInit], bbFunction + (bbFunction) OR (40C); *type 1 transfor bbFUN11: T + (304C), AT[BBF,10]; *salufop + [1,0,r or t] Goto[bbEndInit], bbFunction + (bbFunction) OR (40C); *type 2 transfor bbFUN12: T + (363C), AT[BBF,12]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (100C); *type 2 transfor bbFUN13: T + (327C), AT[BBF,13]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (100C); *type 2 transfor bbFUN14: T + (204C), AT[BBF,13]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (200C); *type 4 transfor bbFUN15: T + (303C), AT[BBF,15]; *salufop + [1,0,r or t] Goto[bbEndInit], bbFunction + (bbFunction) OR (100C); *type 3 transfor bbFUN16: T + (363C), AT[BBF,16]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (140C); *type 3 transfor bbFUN17: T + (327C), AT[BBF,16]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (140C); *type 3 transfor bbFUN17: T + (327C), AT[BBF,17]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (140C); *type 3 transfor bbFUN17: T + (327C), AT[BBF,17]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (140C); *type 3 transfor bbFUN17: T + (327C), AT[BBF,17]; *salufop + [1,0,r and not t] Goto[bbEndInit], bbFunction + (bbFunction) OR (140C); *type 3 transfor bbFUN17: T + (327C), AT[BBF,17]; *salufop + [1,0,r and
```

```
OMPAGE[BBP1];
              Inner loops
functions 0-7
bbInnerLoops:
bbILA1Z:
no refill required
source refill required
dest refill required
source and dest refills required
                            bbilad
                                                        item rofill required
                            bbilat
                            function 10
bbILB1:
bbilB1:

call[.*1] , AT[BBIDISP.bbILtype1] ;

T ← (BBFA[SB[bbSOURCE]]) or (t) ;

bbilB2: DISP[bbilB3] , RTEMP ← T ; *5 copies of the following code are

*from the BBFA executed previously

**From the BBFA executed previously**
              bbilb2 will go to bbilb3
                                                       no refill required
source refill required
dest refill required
                            bbi1b3s
                                                       source and dest refills required itom refill required
                            bbilb3sd
bbilb3: DB[bbDEST] ← (DB[bbDEST]) AND NOT(T) , AT[BBILB,BBNRM] ;

T ← RTEMP ;

T ← (bbGRY) AND (T) ;

bbilb6: return , DB[bbDEST] ← (BBFB[DB[bbDEST]]) OR (T) ;
                           DB[bbDEST] \leftarrow (DB[bbDEST]) AND NOT(T) , AT[BBILB,BBSRC] ;
bbILB3S:
              T & RIEMP;
T & (bbGRY) AND (T);
GOTO[bbILBS], DB[bbDEST] & (BBFB[DB[bbDEST]]) OR (T);

AND NOT(T), AT[BBILB, BBDST]
 bbILB6S:
              : DB[bbDEST] ← (DB[bbDEST]) AND NOT(T) , AT[BBILB,BBDST] ;
call[bbtgry],T ← RTEMP ;
: GOTO[bbILBD] , DB[bbDEST] ← (BBFB[DB[bbDEST]]) OR (T) ;
bbILB3D:
bbILB6D:
              DE DB[bbDEST] ( (DB[bbDEST]) AND NOT(T) , AT[BBILB,BBB1H] ;
call[bbtgry],T ← RTEMP ;
DE GOTO[bbILBSD] , DB[bbDEST] ← (BBFB[DB[bbDEST]]) OR (T) ;
bbILB3SD:
bbILB6SD:
              : DB[bbDEST] ← (DB[bbDEST]) AND NOT(T) , AT[BBTLB,BBTTM] ;
call[bbtgcy],f ← RTEMP ;
GOTO[bbTLBT] , DB[bbDEST] ← (BBFB[DB[bbDEST]]) OR (T) ;
bbTLB3T:
              T ← (bbGRY) AND (T), return ;
```

```
functions 11-13
bbILC1:
            bbILC2:
bbILC3:
                                                 no refill required
source refill required
dest refill required
source and dest refills required
item refill required
                         bbilc3s
bbilc3d
                         bbilc3sd
bbilc3i
%
                         functions 14
bbILE1x:
                                                 no refill required
source refill required
dest refill required
                        bbile4s
bbile4d
bbile4sd
                                                             source and dest refills required
                         bbile4i
                                                  item refill required
%
                         functions 15-17
bbIl.D1:
            call[.+1] , AT[BBIDISP.bbILtype3] ;

T & BBFA[AllOnes] ;

DISP[bbILD4] , T & (bbGRY) AND (T) ;

return , DB[bbDEST] & (BBFBX[DB[bbDEST]]) SALUFOP (T) , AT[BBILD.BBNRM] ;

bbild3 will go to

bbild4 no refill required

bbild4s source refill required

bbild4d dest refill required
bbILD3:
bb[LD4:
                                                 no refill required
source refill required
dest refill required
source and dest refills required
item refill required
                         bbild4i
```

```
* Common return to inner loops

bbILDISP:
    call[bbILret] , BBFB ;
    DISPATCH[bbFunction, 10, 4] ;
    DISP[bbInnerLoops] ;

    depending upon the loop type this will go to

    type 0 bbila1z function 0-7

    type 1 bbilb1 function 10

    type 2 bbilc1 function 10

    type 2 bbilc1 function 11-13

    type 3 bbild1 function 15-17

    type 4 bbile1x function 14
```

```
Item refill
                                                                test if right to left or left to right
test if right to left or left to right
bbltemRefill:
bblt.Bl:
bblt.Al: GOTO[bbltl] , lucldf[bbFunction,7,1] , AT[BBILA,BBITM];
bblt.Al: GOTO[bbltemRefill] , DB[bbDEST] + (BBFBX[DB[bbDEST]]) SALUFOP (T) , AT[BBILC,BBITM];
bblt.Bl: GOTO[bbltemRefill] , DB[bbDEST] + (BBFBX[DB[bbDEST]]) SALUFOP (T) , AT[BBILC,BBITM];
bblt.Bl: GOTO[bbltemRefill] , DB[bbDEST] + (BBFBX[DB[bbDEST]]) SALUFOP (T) , AT[BBILE,BBITM];
 bbILI: goto[bbContRtoL,alu#0];
```

```
common item refill
   bbComItemRefill:
  bbComItemRefill:

pstore4[bbDestQAddrLo,bbDEST,0];
call[bbILret],stack + (stack) + 1;*update icom (TOS if called by Mesa, AC1 if called by Nova)
GOTO[.+3,R >= 0], bbItemsRemainingMinus2 + (bbItemsRemainingMinus2) - 1;
bbExitp1: LoadPage[bbp2];
lu + ldf[bbFunction,1,1], gotop[bbExit]; *Completion return
   *Test for interrupts
Tu < NWW, skip[R>=0];
    *Since we are now in a subroutine, and since the Nova only *checks for interrupts at buffer refill and during jumps, *things are complicated. We simulate a JMP :+0
  bbSrcUpdate:
                               aate:
skip[r>=0].t ← lsh[bbSBMR,4];
bbSrcStartBitHi+(bbSrcStartBitHi)-(20c);
bbSrcStartBitLo ← (bbSrcStartBitLo) + (t);
skip[nocarry].t←rsh[bbSBMR,14];
bbSrcStartBitHi ← (bbSrcStartBitHi) + 1;
bbSrcStartBitHi ← (bbSrcStartBitHi) + (t);
   bbDestUpdate:
                                bdbestStartBitHi + (bbDestStartBitHi) + (20c);
bbDestStartBitLo + (bbDestStartBitLo) + (t);
bbDestStartBitLo + (bbDestStartBitLo) + (t);
skip[nocarry], t-rsh[bbDBMR,14];
bbDestStartBitHi + (bbDestStartBitHi) + 1;
bbDestStartBitHi + (bbDestStartBitHi) + (t);
  bbFirstItem:
bbTouchSourcePages:
    call[bbILret]; "task switch
    GOTO[bbTouchDestPages, R ODD], luebbSrcQAddrLo;
    te(bbMinusItemWidth)*+1;
    RIEMPe(zero)-(t);
    call[bbSetbbSQA];
    te(bbSrcStartBitLo) and not (170000c);
    DIEMPe(RIEMD)*+(t).
                                RTEMP+(RTEMP)+(t);
skip[carry].RTEMP+rsh[RTEMP, 14];
goto[bbTSP1];
skip[a1u#0];
RTEMP+(20c);
   bbTSP1:
                                teRTEMPelsh[RTEMP, 10];
                                triangle triangl
                                 return:
                                 nop;
  bbTDP1:
                                teRTEMPelsh[RTEMP,10];
call[.+1]; avoid mem pass-around
pfetch4[bbDestQAddrLo,bbDEST];
teRTEMPe(RTEMP)-(400c);
                                skip[alu<0];
return;
bbNoGray:
SB←bbSrcStartBitLo;
```

skip[r even],lu<bbsrcQAddrLo;
SB
+ bbDestStartBitLo;
DB<bbbscbStartBitLo;
lu
+1df[bbFunction,7,1];
skip[alu#0];
GOTO[bbILDISP];

```
bbSetbbSQA: *build source mem-base from source bit

t+rsh[bbSrcStartBitlo,4];
bbSrcQAddrLo + t;
t+lsh[bbSrcStartBitli,14];
bbSrcQAddrLo + (bbSrcQAddrLo) + (t);
t+rsh[bbSrcStartBitli,4];
bbSrcQAddrHi + t;
bbSrcQAddrHi + t;
bbSrcQAddrHi + (lsh[bbSrcQAddrHi,10]) + (t) + 1;
return,bbSrcQAddrLo + (bbSrcQAddrLo) and not (3c);

bbSetbbDQA: *build dest mem-base from dest bit
t+rsh[bbDestStartBitLo,4];
bbDestQAddrLo + t;
t+lsh[bbDestStartBitli,14];
bbDestQAddrLo + (bbDestQAddrLo) + (t);
t+rsh[bbDestStartBitli,4];
bbDestQAddrHi + t;
bbDestQAddrHi + t;
bbDestQAddrHi + t;
ceturn,bbDestQAddrLo + (bbDestQAddrHi,10]) + (t) + 1;
return,bbDestQAddrLo + (bbDestQAddrLo) and not (3c);
end[bb];
```

```
* MicroD 8.11 (OS 16) of July 1, 1979

* at 17-Oct-79 11:57:40
INSERT[OccupiedDefs];
          TITLE[BMesalOccupied];
* Locations reserved on page 0
          IMRESERVE[0, 100, 233];
IMRESERVE[0, 335, 23];
IMRESERVE[0, 361, 17];
* Locations reserved on page {\bf 1}
          IMRESERVE[1, 100, 253];
* Locations reserved on page 2
          IMRESERVE[2, 100, 225];
IMRESERVE[2, 340, 1];
IMRESERVE[2, 372, 1];
IMRESERVE[2, 374, 1];
IMRESERVE[2, 376, 1];
* Locations reserved on page 3
          IMRESERVE[3, 0, 336];
IMRESERVE[3, 370, 3];
IMRESERVE[3, 374, 3];
* Locations reserved on page 7
          IMRESERVE[7, 27, 1];
IMRESERVE[7, 76, 1];
* Locations reserved on page 10B
          IMRESERVE[10, 0, 363];
* Locations reserved on page 12B
          IMRESERVE[12, 0, 375];
^{*} Locations reserved on page 13B
          IMRESERVE[13, 0, 305];
* Locations reserved on page 14B
          IMRESERVE[14, 0, 137];
* Locations reserved on page 15B
          IMRESERVE[15, 300, 1];
* Locations reserved on page 16B
          IMRESERVE[16, 0, 312];
* Locations reserved on page 178
          IMRESERVE[17, 140, 40];
          END;
```

•

```
* DOLang.mc

*Last edited: July 2, 1979 5:10 PM by Chang, add IMUNRESERVE, GoExt

* edited: June 27, 1979 10:52 AM by Johnsson

* edited: April 23, 1979 3:05 PM by Jarvis

* edited: December 16, 1978 2:16 PM by CPT

BUILTIN[M0,2]; *Declare macro

BUILTIN[M0,3]; *Declare meutral

BUILTIN[MMRY0,4]; *Declare Memory[name,wordsize,longth,srcmacro,

**sinkmacro,tagmacro,postmacro]

BUILTIN[TARGETE,5];

BUILTIN[TARGETE,5];

BUILTIN[FLX0,7]; *Doclare field

BUILTIN[FLX0,7]; *Preassion value to field
                                                                                     2,6];

**Poclare field

**Preassign value to field

**Declare integer and set value

**Add up to 8 integers

**Integer part of address

*I, *If string equal (IFSE@[s1,s2,true,false])

! *If field assigned (IFA@[field,true,false])

! *If integers equal

!; *If integer 1 > integer 2

!; *If symbol in symbol table and not unbound address

*I]; *If memory part of address equals string

!*Error message (ER@[string,abortflag,integer])

3]; *Set listing mode for memory

*Insert file
 BUILTIN[FLX0,7];
BUILTIN[FE0,10];
BUILTIN[SET,11];
BUILTIN[SET,11];
BUILTIN[ADD,12];
BUILTIN[IP,13]; *In
BUILTIN[IF,80,14];
BUILTIN[IF,80,16];
BUILTIN[IF,90,17];
BUILTIN[IF,90,17];
BUILTIN[IF,90,17];
BUILTIN[IF,90,17];
BUILTIN[IF,90,17];
BUILTIN[IF,90,12];
BUILTIN[IF,90,12];
BUILTIN[IT,15,10];
BUILTIN[IT,15,10];
BUILTIN[IT,15,10];
BUILTIN[IT,15,10];
BUILTIN[IT,15,10];
 BUILTIN[LISTO, 23];
BUILTIN[INSERTO, 24];
BUILTIN[NOTO, 25];
BUILTIN[REPEATO, 26];
BUILTIN[REPEATO, 27];
BUILTIN[XORO, 30];
BUILTIN[XORO, 30];
BUILTIN[COMCINARO, 32];
*BUILTIN[COMCINARO, 32];
*BUILTIN[COMCINARO, 32];
*BUILTIN[COMCINARO, 32];
*BUILTIN[COMCINARO, 32];
*BUILTIN[EMITTADLEO, 33];
*BUILTIN[SERBITO, 34];
*BUILTIN[SERBITO, 36];
*BUILTIN[SERBITO, 37];
BUILTIN[LISHIFT, 40];
                                                                                                                                 *Insert file
*1'S complement
BUILTIN[ROTE, 25];
BUILTIN[REPEATE, 26];
BUILTIN[ROTE, 25];
BUILTIN[ROTE, 25];
BUILTIN[ROTE, 25];
BUILTIN[ROTE, 26];
BUILTIN[ROTE, 27];
BUILTIN[ROTE, 30];
BUILTIN[COMCHARE, 30];
BUILTIN[COMCHARE, 32];
BUILTIN[COMCHARE, 32];
BUILTIN[COMCHARE, 32];
BUILTIN[SETBITE, 34];
BUILTIN[SETBITE, 35];
BUILTIN[SETBITE, 35];
BUILTIN[FINOBITE, 36];
BUILTIN[FINOBITE, 36];
BUILTIN[BHIFT, 40];
BUILTIN[BHIFT, 41];
BUILTIN[SHIFT, 41];
BUILTIN[SELECTE, 43];
#// is an integer // i fift // 2 positions
BUILTIN[SELECTE, 43];
#// is an integer // 2. Error if // 2
BUILTIN[SETMOSE, 44];
BUILTIN[SETMOSE, 44];
BUILTIN[SETMOSE, 44];
BUILTIN[SETMOSE, 47];
BUILTI
                                                                                                                                 *Makes "*~" work like "%" at beginning of lines
    COMCHAR@[~];
    SETMBEXT@[DIB];
    M@[SUB,ADD[#1,NOT@[#2],1]]; .
   %Memory declarations must have names and sizes agreeing with those in Midas, except that IM must agree with the form expected by {\tt MicroD}.
   "MEMORY@[IM,124,10000,W@,W@];
MEMORY@[RM,20,400,RSRC@,RSINK@];
MEMORY@[IMLOCK,1,10000,W@,W@];
MEMORY@[VERSION,20,1,W@,W@];
   M@[W@,];
IM[ILC@,0];
                                                                                                                                                                          *Dummy macro required for memory definitions
                                                                                                                                 *Location counter for IM
    %Memory lock Control macro
IMRESERVE[page #,first address,number of addresses]
Will not allocate in the reserved locations
    FLX@[LOCK@,0,0];
   M@[IMRESERVE,IMLOCK[Z@,ADD[LSHIFT[#1,10],#2]]
REPEAT@[#3,Z@[(LOCK@[1])]]
    VERSION[VLC@,0];
    M@[IMUNRESERVE,IMLOCK[Z@,ADD[LSHIFT[#1,10],#2]]
REPEAT@[#3,Z@[(LOCK@[0])]]
    VERSION[VLC@,0];
    FLX@[VERS@,0,17];
     %Second arg of LIST controls listing of memories as follows:
    1 = (TAG) nnnn nnnn nnnn ...
2 = (TAG) F1+3, F2+4, ...
4 = numerically-ordered list of address symbols
10 = alphabetically-ordered list of address symbols
     LIST@[IM,7]; LIST@[RM,5]; LIST@[,17];
```

```
\ensuremath{\mathsf{WT}} hree macros define parameters from which constants, RM values, or IM data can be constructed:
MP[NAME,octalstring] makes a parameter of NAME;
SP[NAME,P1,P2,P3,P4,P5,P6,P7,P8] makes a parameter MAME equal to the sum of P1, P2, P3, P4, P5, P6, P7, and P8, where the Pn may be parameters or addresses.
     NSP[NAME,P1,P2,P3,P4,P5,P6,P7,P8] is ones complement of SP.
The parameter "NAME" is defined by the integer "NAME!", so it is ok to use "NAME" for a constant as well as a paramter. However, it is illegal to define constants, addresses, etc. with identical names.
"Literal" constants such as "322C", "177622C", or "32400C" may be inserted in microinstructions without previous definition.
Alternatively, constants may be constructed from parameters, integers, and
Arternatively, Constants may be constructed from parameters, integers, and addresses using the following macros:

MC[NAME,P1,P2,P3,P4,P5,P6,P7,P8] defines name as a constant with value = sum of parameters P1, P2, P3, P4, P5, P6, P7, and P8;

NMC[NAME,P1,P2,P3,P4,P5,P6,P7,P8] is the ones complement of MC.
Note: MC and NMC also define NAME as a parameter.
*Fields for initializing 16-bit wide memories FLX@[E00,0,3]; FLX@[E10,4,17];
*Macro to initialize (16-bit) variables in the target memory. This is *done by writing 32100V (i.e., as a literal). 
 M0[V,E10[\#1] \ E00[\#2]];
M@[!,0];
M@[PX@,IDF@[#1!,#1!,#1]];
];
M@[MC,1FG@[#0,11,ER@[Too.many.args.for.#1],
SP@[#1,DPS@[#2,#3,#4,#5,#6,#7,#8,#9]]
M@[#1,ADD[#1!]C]]];
M@[NMC, IFG@[#0,11,ER@[Too.many.args.for.#1],
SP@[#1,NOT@[DPS@[#2,#3,#4,#5,#6,#7,#8,#9]]]
M@[#1,ADD[#1!]C]]];
```

```
2014 -4--54
```

```
RM constants and variables are allocated in two steps. First, the
  group of 100 registers that must contain the ones being allocated is declared by SETTASK, which binds the integer RMBASE to the top two bits of the selected task times 100.
  Then registers in that group of 100 are allocated as follows:  \begin{array}{c} RV[F00,23,p1,\ldots,p7];\\ RV[F00,23];\\ RV[F00];\\ RV[F00];\\ RV[F00];\\ RV[F00];\\ RV[F00];\\ RV[F00],17575];\\ \end{array} \begin{array}{c} \text{*Creates F00 = RM 23, no value}\\ \text{*Creates F00 at last location} + 1\\ \text{*Creates F00 at location} + 1\\ \text{*Creates address F00 at location after}\\ \text{*last one allocated with value } 175/5\\ \end{array} These macros leave the integer RL, where i = 0 to 3 (the region) bound to the last displacement allocated, and the integer RL is always equal to RLi for the current region.
  SET[RL00,177777]; SET[RL10,177777];
SET[RL20,177777]; SET[RL30,177777];
SET[RMBASE0,0]; SET[QTASK0,0]; SET[CURTSK0,0]; SET[RL0,177777];
  M@[RV.SET[RL0,IFSE0[#2,.ADD[1,RL0],#2]]
IFG0[RL0,77,ER0[RM.ovf]]
RM[#1,ADD[RMBASE0,RL0]] RM[RLC0,IP[#1]]
IFG0[#0,2,RLC0[DPS0[#3,#4,#5,#6,#7,#8,#9]V]]
  *RM addresses used as sources/destinations execute following macros. M@[RSINK@,CKRMA@[//1] RB+]; M@[RSRC@,CKRMA@[//1] RB];
  M@[CKRMA0, SET[ZOTO,IP[#1]] MRS@[AND@[ZOT0,77]]
IFE@[RSHIFT[ZOT0,6],QTASK0,
IFE@[AND@[ZOT0,60],O,
IFE@[AND@[CURTSK0,3],O,,ER@[#1.unaddressable]]
],ER@[#1.unaddressable]]
  *PCF[RMADDR], SB[RMADDR], and DB[RMADDR] are also A sources Me[PCF,QRSe[M1,0,PCF]]; Me[SB,QRSe[M1,1,SB]]; Me[DB,QRSe[M1,2,DB]];
  M@[QRS@.SET[ZOT@.IP[#1]]
IFE@[AND@[ZOT@.3],0,TFE@[RSHIFT[ZOT@.6],QTASK@,MRS@[ADD[100,ZOT@.#2]]RB,
ER@[#1.in.illegal.RM.region]],ER@[#1.not.quadaligned]]];
```

```
MRS@[147] LDF[RB,0,4]]];
M@[NCIA,IFA@[MRSIX@,MRSIER@,
MRS@[147] I ZERO[RB,4]]];
M@[CSDATA,IFA@[MRSIX@,MRSIER@,
MRS9@[153] RB]];
M@[PAGE,IFA@[MRSIX@,MRSIER@,
MRS@[157] LDF[RB,0,4]]];
M@[PARITY,IFA@[MRSIX@,MRSIER@,
MRS@[157] LDF[RB,4,4]]];
M@[BOOTRASON,IFA@[MRSIX@,MRSIER@,
MRS@[157] LDF[RB,10,10]]];
M@[MRSIER@,ER@[MRSI.usod.twice]];
    *StkP sources/destinations and other RB sources are defined with the
   *Str Sources described and street and street
 *STACKSHIFT (StackShift) is F2
MKRSRC@[STACK, 163,]; MKRSRC@[STACK&+1, 167,];
MKRSRC@[STACK&-1,173,]; MKRSRC@[STACK&-2,177,];
MKRSRC@[STACK&+1,173,]; MKRSRC@[STACK&-2,177,];
MKRSRC@[STACK&+2,163,STACKSHIFT]; MKRSRC@[STACK&+3,167,STACKSHIFT];
MKRDEST@[STACK&-163,]; MKRDEST@[STACK&+1+,167,];
MKRDFST@[STACK&-1+,173,]; MKRDEST@[STACK&-2+,177,];
MKRDEST@[STACK&-2+,173,]; MKRDEST@[STACK&+3+,167,STACKSHIFT];
MKRDEST@[STACK&-3+,177,STACKSHIFT]; MKRDEST@[STACK&+3+,167,STACKSHIFT];
```

```
%IM used as data stuff
    IM words can be assembled as data using the "LII" (left half) and "RH" (right-half) macros defined below. Each of these takes up to 8 arguments which are either parameters, addresses, or integers. These are summed to form the value stored.
     The way to assemble data is: DATA[(LH[...] RH[...] AT[...])];
     FLX@[V00,0,17]; FLX@[V10,20,37];
    M@[LH,TFG@[#0,10,ER@[Too.many.args.for.LH]]
VO@[DPS@[#1,#2,#3,#4,#5,#6,#7,#8]]];
    M@[RH,IFG@[#0,10,ER@[Too.many.args.for.RH]]
V1@[DPS@[#1,#2,#3,#4,#5,#6,#7,#8]]];
     M@[DATA,ILC@[RETCL@[2] #1]]; *Indicate "Return" so no MicroD fixup
   *IM field definitions
Me[MRS0, MRS10[RSHIFT[#1,2]] RSEL2@[AND@[#1,3]]];
Me[MRS10, MRS1X@[XOR@[#1,14]]];
FLX@[MRS1X@,0,5];
FLX@[MRS1X@,0,5];
Me[RSMOD1@,RSMOD1@[RSHIFT[#1,2]] RSEL2@[AND@[#1,3]]];
Me[RSMOD1@,RSMOD1X@[XOR@[#1,14]]];
FLX@[RSMOD1X@,RSMOD1X@[XOR@[#1,14]]];
FLX@[F2@,22,25];
*FF[4:7]
FLX@[F2@,22,25];
*Jump control
M@[JA@,JA1@[RSHIFT[#1,6]] JA2@[AND@[#1,77]]];
FLX@[JA1@,122,123];
FLX@[JA2@,31,36];
FLX@[JA7@,36,36];
FLX@[JA7@,36,36];
FLX@[JA7@,36,36];
FLX@[RSEL2@,120,121];
                                                                                                                                                                                                   *MEMINSO, RMODO, and RSELO
                                                                                                                                                                                                   *RMOD@ and RSEL@
     FLX@[RSEL2@, 120, 121];
    *Fiolds in regular instructions
FLX@[AF00,6,6]; *Sign bit for constants
FLX@[AF0,6,11]; *Entire ALUI
FLX@[BS0,12,13]; *Source for
FLX@[LR0,20,20]; *Load RM
FLX@[LR0,21,21]; *Load T
FLX@[TD,21,21]; *Load T
FLX@[TD,21,21]; *Parity bit
M@[FF0,F10[RSHIFT[#1,4]] F20[AND0[#1,17]]];
FLX@[TMP,114,17]; *FF[0:3]
                                                                                                                *Entire ALUF field
*Source for BMux
                                                                                                                                                                       *Function field
      *Fields in memory reference instructions
*Fixe[TYPE@,6,11],
*Source/destination
FLX@[SRCDES@,12,21];
*Extra stuff for MicroD
FLX@[BRKP@,40,40];
*Instruction has a breakpoint
FLX@[BRKP@,40,40];
*ILX@[@GWO@,41,57];
*Yewo, GLB, and PWO
FLX@[@WO@,41,41];
*Place at absolute loc. WO
*FLX@[GLB@,42,42];
*Place at global call loc.
FLX@[PWO@,43,43];
*Place at global call loc.
FLX@[PWO@,43,43];
*Place at global call loc.
**Source which the instruction should be placed
**on which the instruction should be placed
**Contains page for mi placement
-- does a Return
     FLX@[TYPE@,6,11];
*Source/destination
                                                                                       *Type of memory reference
    FLX@[RETCL0,60,61]; *2 = does a Return
*1 = does a Call

FLX@[ODDCALL0,62,62];*Does a call from an odd location

FLX@[SWPAGE0,63,63]; *This instruction loads the PAGE register

FLX@[Wl0,64,77]; *Imaginary address of unconditional or false

*branch address

FLX@[CHPAGE0,101,101];*Indicates F-field is LOADPAGE, new page in F2

*FLX@[CND0,103,103]; *Presently unused

FLX@[CND0,103,103]; *Has a branch condition

FLX@[W20,104,117]; *Imaginary address of conditional branch when true
     \begin{array}{lll} \mbox{Me}[fZ@, \mbox{IFA@[f10,ER@[f1.used.twice], } \mbox{IFA@[f20,ER@[f2.used.twice], } \mbox{Ff@[//1] ]]]; \\ \mbox{Me}[ff10, \mbox{IFA@[f10,ER@[f1.used.twice], } \mbox{F10[//1] ]]; \\ \mbox{Me}[fF20, \mbox{IFA@[f20,ER@[f2.used.twice], } \mbox{F20[//1] ]]; } \end{array} 
     M@[BREAKPOINT,BRKP@[1]?];
```

```
*Neutrals and connection macros N@[RB+]; N@[RB]; N@[RB+]; N@[RB]; N@[RB+]; N@[T+]; N@[T-]; N@[LU+]; N@[LU+];
M@[A+A,A+]; M@[B+B,B]; M@[LU+LU,LU];
\texttt{M0[A+,PF0[ALF0,1]SET[REGIFLAG0,1]];}
M@[A&RB,A&];
M@[RB&LU,LR@[1]_LU];
M@[RB&A,RB&(LU&A)];
M@[RB&B,RB&(LU&B)];
M@[RB&B,RB&(LU&B)];
M@[RB&RB,RB&(LU&RB)];
M@[B+T,B];
M@[T+LU,LT@[1] LU];
M@[T+A,T+(LU+A)];
M@[T+B,T+(LU+B)];
M@[T+T,T+(LU+T)];
M@[T+RB,T+(LU+RB)];
```

```
%Cycler-masker stuff:
```

The arguments to the LDF and DISPATCH macros are POS and SIZE, where POS is the left bit of the field and SIZE the number of bits in the field. This is identical to Mesa read-field and write-field descriptors.

```
\label{local_local_local_local} \texttt{LDF[RBsource,POS,SIZE]} \ \ \textbf{is used to right-justify any field}.
```

```
0 - 17 20 1-bit fields starting at bit 0, 1, ..., 17
20 - 36 17 2-bit fields starting at bit 0, 1, ..., 16
37 - 54 16 3-bit fields starting at bit 0, 1, ..., 15
55 - 71 15 4-bit fields starting at bit 0, 1, ..., 14
72 -105 14 5-bit fields starting at bit 0, 1, ..., 14
106 -120 13 6-bit fields starting at bit 0, 1, ..., 12
121 -132 12 7-bit fields starting at bit 0, 1, ..., 12
123 -143 11 10-bit fields starting at bit 0, 1, ..., 11
133 -143 10 11-bit fields starting at bit 0, 1, ..., 10
144 -153 10 11-bit fields starting at bit 0, 1, ..., 7
154 -162 7 12-bit fields starting at bit 0, 1, ..., 6
163 -170 6 13-bit fields starting at bit 0, 1, ..., 6
171 -175 5 14-bit fields starting at bit 0, 1, ..., 6
171 -201 4 15-bit fields starting at bit 0, 1, ..., 4
176 -201 4 15-bit fields starting at bit 0, 1, ..., 4
176 -201 4 16-bit fields starting at bit 0, 1, 2
205 -206 2 17-bit fields starting at bit 0, 1, 2
```

DISPATCH[RBsource,POS,SIZE] is used to load APC with the selected field with SIZE =< 4 bits.

```
207 -226 20 1-bit fields starting at bit 0, 1, ..., 17
227 -245 17 2-bit fields starting at bit 0, 1, ..., 16
246 -263 16 3-bit fields starting at bit 0, 1, ..., 15
264 -300 15 4-bit fields starting at bit 0, 1, ..., 14
```

 ${\tt RSH[RBsource,shiftcount]\ right-shifts\ RBsource\ by\ shiftcount\ 1\ to\ 17.}$

```
uses LDF[RBsource,0,(20 - shiftcount)] codes
```

LSH[RBsource, shiftcount] left-shifts RBsource by shiftcount 1 to 17.

```
301 -317 17 left shifts of 1, ..., 17 bits
```

LCY[RBsource,shiftcount] left-cycles RBsource by shiftcount 1 to 17.

```
320 -336 17 left cycles of 1, ..., 17 bits
```

RCY[RBsource, shiftcount] right-cycles RBsource by shiftcount 1 to 17.

```
uses LCY[RBsource,(20 - shiftcount)] codes
```

RHMASK[RBsource] is RBsource & 377

uses LDF[RBsource, 10, 10] code

LHMASK[RBsource] is RBsource & 177400

337 -337 RBsource & 177400

ZERO is zero

340 -340 zero

%Functions:

```
Functions are divided into the following classes:
                                        Group A and Group B--only in regular instructions, use F1 and F2, F1 only--only in regular instructions.
F2 only--either memory reference or regular instructions.
               *Group A functions are currently unused
          *Group B functions

*Group B functions

M@[SPAREFUNCTION,FZ@[160] ?];

M@[RESEIERRORS,FZ@[161] ?];

M@[IRESEIERRORS,FZ@[162] ?];

M@[GENSRCLOCK,FZ@[164] ?];

M@[GENSRCLOCK,FZ@[164] ?];

M@[GENSRCLOCK,FZ@[164] ?];

M@[GENSRCLOCK,FZ@[166] ?];

M@[BOOT,FZ@[166] ?];

M@[BOOT,FZ@[166] ?];

M@[APCTASK&APC~,FZ@[170]SET[RETNOGOOD@,1] A~];

M@[APCTASK&APC~,FZ@[170]SET[RETNOGOOD@,1] A~];

M@[APCTASK&APC~,FZ@[170]SET[RETNOGOOD@,1] A~];

M@[APCTASK&APC~,FZ@[170]SET[RETNOGOOD@,1] A~];

M@[APCTASK&APC~,FZ@[170]STF[RETNOGOOD@,1] A~];

M@[RESTFAULT,FZ@[171]A~];

M@[MESTFAULT,FZ@[171]A~];

M@[METTCSSAZ,FZ@[174]CSX@];

M@[WRITCSSAZ,FZ@[176]CSX@];

M@[METTCSSA,FZ@[176]CSX@];

M@[METTCSSA,FZ@[176]CSX@];

M@[MOFTCSSA,FZ@[176]CSX@];

M@[OSK@,JC@[6]SET[CSFLG@,1]ER@[CSOp...]];

M@[DOFF,FZ@[177]?];
        #F1 only

*00 take an RM address as argument

#GEBBFA, REGSHIFT[]PF0[ALF0,3]FF10[00] #1];

*This is a dispatch

*F1 = 5 is load page

*F1 = 6 is Group A is unusod

*F1 = 7 is Group B

MG[RS232e,FF10[1] Be ];

**02-03 take an RM address as argument

MG[LOADITMER,FF10[2] Ae#1 ];

MG[ADDTOTIMER,FF10[3] Ae#1 ];

**4 is unused

MG[LOADPAGE,FF10[5] FF20[#1] SWPAGE0[1]];

*F1 = 6 is Group A

*F1 = 7 is Group B

*11-14 take an RM address as argument

*#1 = 10 is no-op

MG[WFA,FF10[1] #1];

MG[BBFB,FF10[12] #1];

MG[BFB,FF10[13] #1];

MG[RF,FF10[13] #1];

MG[MFB,FF10[13] #1];

MG[MFB,FF10[13] #1];

MG[MFB,FF10[13] #1];

MG[MFB,FF10[13] #1];

MG[MFK,FF10[14] #1];

MG[MFK,FF10[17] PCF[#1]]; *Like NextData, but known to be a call, and is to be placed as a call by MicroD

*F2 only
#F2 only
M@[REGSHIFT,FF2@[0]];
M@[SECONTA,...];
M@[FREEZERESULT,FF2@[2]?];
*STACKSHIFT is invisible (used only by STACK, STACK&+1, STACK+, etc.)
M@[STACKSHIFT is invisible (used only by STACK, STACK&+1, STACK+, etc.)
M@[STACKSHIFT is invisible (used only by STACK, STACK&+1, STACK+, etc.)
M@[STACKSHIFT is invisible (used only by STACK, STACK&+1, STACK+, etc.)
M@[STACKSHIFT is invisible (used only by STACK, STACK&+1, STACK+, etc.)
M@[STACKSHIFT,FF2@[1]];
M@[DR-,FF2@[3]], A- ];
M@[MUNST,ER@[MewInstIsNowByLocation]];
M@[BRANCHSHIFT,FF2@[10]SET[BRSHFLG@,1]];
M@[BRANCHSHIFT,FF2@[10]SET[BRSHFLG@,1]];
M@[BRANCHSHIFT,FF2@[1]],
M@[MNBR-,FF2@[1]],
M@[MNBR-,FF2@[1]],
M@[RSEIMEMERRS,FF2@[1]];
M@[RSEIMEMERRS,FF2@[1]];
M@[USECOUTASCIN,FF2@[10]];
M@[PRINTER-,FF2@[17]], A- ];
```

```
%Control stuff:
"Force absolute location and change default page M@[AT.@WO@[1] WO@[ADD[#1.#2]] ONPAGE[RSHIFT[ADD[#1,#2],10]]];
 *The default micro-instruction
 DEFAULT@[IM,(BS@[2] F1@[10] F2@[12] JC@[4] W1@[7777] W2@[7777] PW0@[1])];
 *Micro-instructions which are no-ops use the following macro:
 M@[NOP,PF@[BS@,2]];
 *The ONPAGE macro changes the default page number which is used
*for address assignment.
M@[ONPAGE,DEFAULT@[IM,PGE@[#1]]];
%Branch macros
"~0" and "~" in front of branch condition names are for type checks
 Macros insert these noise characters in front of names supplied by the
 program.
M@[.-3,ADD[IP[ILC@],-3]];
M@[.-2,ADD[IP[ILC@],-2]];
M@[.-1,ADD[IP[ILC@],-1]];
                                                                                             M@[.+3,ADD[IP[ILC@],3]];
M@[.+2,ADD[IP[ILC@],2]];
M@[.+1,ADD[IP[ILC@],1]];
*Regular BC'S: Those conditions result in odd addresses
M@[~ALU//0,CND@[1] JC@[0] JA7@[0] SET[ALUTESTFLG0,1]];
M@[~CARRY,CND@[1] JC@[0] JA7@[0] SET[ALUTESTFLG0,1]];
M@[~ALU/0,CND@[1] JC@[1] JA7@[0] SET[ALUTESTFLG0,1]];
M@[~NONZBITS,CND@[1] JC@[1] JA7@[1]];
M@[~R<0,CND@[1] JC@[2] JA7@[0]];
M@[~ROD,CND@[1] JC@[2] JA7@[1]];
M@[~NOATTEN,CND@[1] JC@[2] JA7@[0]];
M@[~NOATTEN,CND@[1] JC@[3] JA7@[0]];
 M@[~MB,CND@[1] JC@[3] JÃ7@[1]];
M@[~INTPENDING,CND@[1] JC@[0] JA7@[0] BRANCHSHIFT];
M@[~NOOVF,CND@[1] JC@[0] JA7@[1] SET[ALUTESTFLG@,1] BRANCHSHIFT];
M@[-BPCCHK,CND@[1] JC@[1] JA7@[0] BRANCHSHIFT];
M@[~SPAREBANCH,CND@[1] JC@[1] JA7@[1] BRANCHSHIFT];
M@[~QUADDOVF,CND@[1] JC@[2] JA7@[0] BRANCHSHIFT];
M@[~TIMEOUT,CND@[1] JC@[2] JA7@[1] BRANCHSHIFT];
M@[~TIMEOUT,CND@[1] JC@[2] JA7@[1] BRANCHSHIFT];
*Complementary BC's: These conditions result in even addressed M@[~@ALU=0,CND@[1] JC@[0] JA7@[0] SET[ALUTESTFLG@,1]]; M@[~@NOCARRY,CND@[1] JC@[0] JA7@[1] SET[ALUTESTFLG@,1]]; M@[~@NOCARRY,CND@[1] JC@[1] JA7@[0]]; M@[~@HZBIT8,CND@[1] JC@[1] JA7@[1]]; M@[~@HZBIT8,CND@[1] JC@[1] JA7@[1]]; M@[~@R>=0,CND@[1] JC@[2] JA7@[0]]; M@[~@ROMB,CND@[1] JC@[2] JA7@[0]]; M@[~@HOMB,CND@[1] JC@[3] JA7@[0]]; M@[~@NOMB,CND@[1] JC@[3] JA7@[0]];
M@[-@NOINTPENDING.CND@[1] JC@[0] JA7@[0] BRANCHSHIFT];
M@[-@OVF.CND@[1] JC@[0] JA7@[i] SET[ALUTFSTFLG@.1]BRANCHSHIFT];
M@[-@SPARENOBRANCH.CND@[1] JC@[1] JA7@[0] BRANCHSHIFT];
M@[-@SPARENOBRANCH.CND@[1] JC@[1] JA7@[1] BRANCHSHIFT];
M@[-@INQUAD.CND@[1] JC@[2] JA7@[1] BRANCHSHIFT];
M@[-@NOITMEOUT.CND@[1] JC@[2] JA7@[1] BRANCHSHIFT];
 M@[~@,];
The branch and goto macros are now identical and are interchangeable. If the next micro-instruction to be executed its in a different page, the macro must have a P following it. Thus GOTOP[xyz] is used when xyz is in a different page from the current micro-instruction. This occurs only when the m-i
 preceding the current one does a LOADPAGE.
M@[DBLGOTO.DBAT@[#1,#2,#3,#4]];
M@[DBLGOTOP,CHPAGE@[1] DBAT@[#1,#2,#3,#4]];
M@[DBLBRANCH.DBAT@[#1,#2,#3,#4]];
M@[DBLBRANCHP,CHPAGE@[1] DBAT@[#1,#2,#3,#4]];
M@[GOTO.IFSE@[#2#3,,GOTOX@[#1],
BAT@[#1,#2,#3]]?];
M@[GOTOP.IFSE@[#2#3,,GOTOX@[#1] CHPAGE@[1],
BAT@[#1,#2,#3]]?];
M@[BRANCH,IFSE@[#2#3,,GOTOX@[#1],
BAT@[#1,#2,#3]]?];
M@[BRANCHP,IFSE@[#2#3,,GOTOX@[#1] CHPAGE@[1],
BAT@[#1,#2,#3]]?];
M@[BRANCHP.IFSE@[#2#3,,GOTOX@[#1] CHPAGE@[1],
BAT@[#1,#2,#3]]?];
M@[SKIP,GOTO[.+2,#1]];
********* External References

M@[GOTOEXTERNAL,IFSE@[#2#3,,
RETCL@[2] JC@[4] JA@[AND@[#1,377]],
EN@[No.conditional.external.goto]]];

M@[CALLEXTERNAL,IFSE@[#2#3,,
W2@[.+1] RETCL@[3] JC@[5] JA@[AND@[#1,377]],
ER@[no.args.allowed.in.external.call's]]];
M@[LOADPAGEEXTERNAL,FFI@[5] FF2@[#1]];
```

```
ZCalls must normally be executed from even locations, because
the return is to the caller's address or 1. MicroD will only piece calls at even word locations. The NEXTINST, NEXTop, and NEXTDATA
macros are required to be calls from odd locations to aid the
instruction buffer refill micro-code in re-execution following
loading of the buffer. The macro RCALL[label] or RCALL will
cause a call to be assigned to an odd location.

Me[CALL, IFSEE[#2#3., RETCLE[1] JC0[6] W10[#1] W20[.+1],
ER0[no.args.allowed.in.call's]]7];
Me[RCALLP, IFSE0[#2#3., RETCLE[1] ODDCALL0[1] JC0[6] W10[#1] W20[.+1], W10[#1]],
ER0[no.args.allowed.in.call's]]7];
Me[RCALLP, IFSE0[#2#3., RETCLE[1] ODDCALL0[1] JC0[6] IFSE0[#1., W10[.+1], W10[#1]],
ER0[no.args.allowed.in.call's]]7];
Me[RCALLP, IFSE0[#2#3., RETCL0[1] JC0DCALL0[1] JC0[6] IFSE0[#1., W10[.+1], W10[#1]],
ER0[no.args.allowed.in.rcall's]]7];
Me[RCALLP, IFSE0[#1#2., RETCL0[2] JC0[6] JA70[0],
ER0[no.args.allowed.in.notaskrtn's]]7];
Me[NIRET, IFSE0[#1#2., RETCL0[2] JC0[6] JA70[0],
ER0[no.args.allowed.in.notaskrtn's]]7];
Me[NIRET, IFSE0[#2#3., JC0[7] W10[#1],
ER0[no.args.allowed.in.disp's]]7];
Me[DISP, IFSE0[#2#3., JC0[7] V10[#1],
ER0[no.args.allowed.in.disp's]]7];
ER0[no.args.allowed.in.disp's]]7];
ER0[no.args.allowed.in.disp's]]7];
```

```
%ALU stuff:
       Alu operations must be defined for (A, RB) op (B,T)
Me[LU+B, ALF@[0]LU];
Me[LU+T, ALF@[0]LU];
Me[LU+T, ALF@[1]LU];
Me[LU+R, ALF@[1]LU];
Me[LU+A, ALF@[1]LU];
Me[RBANDB, ALF@[2]LU];
Me[RBANDB, ALF@[2]LU];
Me[RBANDB, ALF@[2]LU];
Me[RBANDT, ALF@[2]LU];
Me[RBANDT, ALF@[2]LU];
Me[RBANDT, ALF@[3]LU];
Me[RBORB, ALF@[3]LU];
Me[RBORT, ALF@[3]LU];
Me[RBORT, ALF@[3]LU];
Me[RBXORB, ALF@[4]LU];
Me[RBXORB, ALF@[4]LU];
Me[RBXORB, ALF@[4]LU];
Me[RBXORD, ALF@[4]LU];
Me[RBXORT, ALF@[4]LU];
Me[RBXORT, ALF@[4]LU];
Me[RBXORD, ALF@[4]LU];
Me[RBXORD, ALF@[4]LU];
Me[RBXORD, ALF@[4]LU];
Me[RBXORD, ALF@[4]LU];
Me[RBXORD, ALF@[4]LU];
Me[RBXORD, ALF@[5]LU];
Me[RBXORD, ALF@[6]LU];
Me[RBXORD, ALF@[6]LU];
Me[RBRONOTT, ALF@[6]LU];
Me[RBRONOTT, ALF@[6]LU];
Me[RBXNORD, ALF@[7]LU];
Me[RBXNORD, ALF@[7]LU];
Me[RBXNORD, ALF@[7]LU];
Me[RBXNORT, ALF@[7]LU];
Me[RB+T, ALF@[7]LU];
Me[RB+T, ALF@[1]LU];
Me[RB-T, ALF@[1]LU];
Me[RB-T, ALF@[1]LU];
Me[RB-T, ALF@[1]LU];
Me[RB-T-1, ALF@[15]LU];
          *ALUF[16] UNASSIGNED
     M@[RBSALUFOPB,ALF@[17]LU];
M@[ASALUFOPB,ALF@[17]LU];
M@[RBSALUFOPT,ALF@[17]LU];
M@[ASALUFOPT,ALF@[17]LU];
```

```
*Macro executed after assembling instruction to default W1

SETPOST0[IM,IMX0];
M0[IMX0,SET[CSFLG0,0]
IFE0[CHPGFLG0,1,CHPAGE0[1] SET[CHPGFLG0,0]]
IFE0[RINFLG0,1,XX10[1]
IFE0[RINFLG0,1,XX20[1]
IFE0[SWPAGE0,IFA0[W10,,SET[CHPGFLG0,1]]]
IFE0[REGIFLAG0,1,XX30[1]]
IFE0[RETNGOOD0,1,XX40[1]
IFE0[RETNGOOD0,1,XX40[1]]
SET[BRSHFLG0,0]SET[ALUTESTFLG0,0]];
M0[XX10,JC0[0] JA70[0] RETCL0[2] SET[RTNFLG0,0]
SET[RTNTOFLG0,1];
M0[XX20,SET[RTNFLG0,1];
EN0[XX20,IFE0[NOILKOKFLG0,0,IFE0[FVAL0[ALF0],0,
EN0[WANNING:..no.rogister.intorlock]]SET[REGIFLAG0,0]SET[NOILKOKFLG0,0]]];
M0[XX30,IFE0[NOILKOKFLG0,0,IFE0[FVAL0[ALF0],0,
EN0[ERROR:..apc.loadod.during.roturn]] SET[RETNOGODD0,0]];
M0[XX50,IFE0[ALUTESTFLG0,1,
FR0[ERROR:..alu.results.tested.following.roturn]] SET[RINTOFLG0,0]];
M0[NOREGILOCKOK,SET[NOILKOKFLG0,1]];
  *Macro executed after assembling instruction to default W1
 \mbox{\ensuremath{\%^{\prime\prime}}}\mbox{TITLE"} outputs the file name and the value of ILC on the .ER file to help correlate error messages with source statements. It also resets various assembly flags to standard states.
 M@[TITLE.(SETTASK[O] DIB0[] TARGET@[ILCO]
SET[TSKFLG0.0] SET[RTINFLG0.0] SET[CSFLG0.0] SET[CHPGFLG0.0]
SET[REGIFLAG0.0] SET[RTINTOFLG0.0] SET[RETNOGOOD0.0]
SET[HOLLKOKFLG0.0] MTDASINIT[])];
 M@[MIDASINIT.IFE@[INITFLG@,0,SET[INITFLG@,1]
IMRESERVE[0,0,2]IMRESERVE[0,100,21]IMRESERVE[17,0,400]
LANGVERSION[],]];
 M@[DIB@.IFE@[MULTDIBFLG@.0.SET[MULTDIBFLG@.1]
VERSION[V@.0] V@[(VERS@[1])]]];
 M@[NOMIDASINIT,SET[INITFLG@,1]];
 M@[LANGVERSION, SETTASK[17]RV[DOLANGVERSION, 41, 3]SETTASK[0]];
 M@[MULTDIB,SET[MULTDIBFLG@,1]];
 M@[END, ER@[END...ILC=,0,IP[ILC@]]];
 SET[INITFLG@,0];
 SET[MULTDIBFLG@,0];
  *If mode not defined, make it Pilot IDF@[AltoMode,,SET[AltoMode, 0]];
  "Print Message telling Mode
IFE@[AltoMode, 0, ER@[Pilot. 3.0. Microcode], ER@[Alto/Mesa. 5.0. D0. Microcode]];
 *Macros
M@[OPCODE, AT[2001,LSHIFT[#1,2]]];
*Cycler-masker functions
M@[FIXVA, BS0[3] FZ0[341] #1];
M@[Form1,LOF[#1,17,1]];
M@[Form2, BS0[3] FZ0[342] #1];
M@[Form3,LDF[#1,16,2]];
M@[Form4, BS0[3] FZ0[343] #1];
M@[Form4, BS0[3] FZ0[343] #1];
 M@[$RSetDispLo, AND@[ADD[LSHIFT[#1,14],#2],377]C];
M@[$RSetDispHi, AND@[ADD[LSHIFT[#1,14],#2],177400]C];
  ER@[6/12/79--DOLang.version.4]; *Print release date on .ER file
```

```
title[dmdefs];
last modified by Jarvis March 15, 1979 4:10 PM
   *DEFS FOR DISK MOD 31
  SET TASK[DTASK];
* I/O register assignments
SET[DRUND, LSHIFT[DYASK, 4]];
SET[OPUT, ADD[DRUND, 6]];
SET[DSKADD, 6];
SET[DSKADD, 6];
SET[DBUFFER, 5];
SET[DPWP, 4];
SET[DPWP, 3];
SET[DPWP, 3];
SET[DSKCHMD, 2];
SET[DSKCTRLB, 1];
SET[DSKCTRLA, 0];
SET[DSKCTRLA, 0];
SET[DSKCTRLB, 1];
SET[DSKD, 3];
SET[DKLB, 3];
                                                                                                       * DISKADD REG + ODATA

* KOB + ODATA

* PRP + ODATA

* PRP + ODATA

* PWP + ODATA

* DISK CTRLB + ODATA

* DISK CTRLB + ODATA

* DISK CTRLB + ODATA

* IDATA + DISK ID

* IDATA + PWP/PRP/KOBST/KIBST

* IDATA + PISK STATUS

* IDATA + KIB (DISK READ BUFFER)
* R store assignments
SET[DRIDS, 5];

* R STORE ASSIGNMENTS
SET[DRIDS, ANDE[60, DRUNO]];
RV[KData, ADD[DRBASE, 2]];
RV[KDatal, ADD[DRBASE, 3]];
RV[WP, ADD[DRBASE, 4]];
RV[WP, ADD[DRBASE, 4]];
RV[WP, ADD[DRBASE, 4]];
RV[CP, ADD[DRBASE, 10]];
RV[CP, ADD[DRBASE, 10]];
RV[CP, ADD[DRBASE, 10]];
RV[CP, ADD[DRBASE, 11]];
RV[DCBADDRESS, ADD[DRBASE, 12]];
RV[DCBADDRESS, ADD[DRBASE, 13]];
RV[KBADDRESS, ADD[DRBASE, 14]];
RV[KBADDRESS], ADD[DRBASE, 16]];
RV[KBADDRESS], ADD[DRBASE, 16]];
RV[KBADDRESS], ADD[DRBASE, 16]];
RV[KBADDRESS], ADD[DRBASE, 16]];
RV[WR, ADD[DRBASE, 17]];
                                                                                                                                     * this tasks registors start here
* WRITE MEMORY ADRESS
                                                                                                                                                             * READ POINTER FOR DISK
* WRITE POINTER FOR DISK
* READ MEMORY COUNT OF WORDS
* WRITE MEMORY COUNT OF WORDS
* CHECK OPERATION PING PONG POINTER
* Elags som balow
                                                                                                                                                             * Flags see below
* DCB ADDRESS
                                                                                                                                                              * DCBADDRESSLOCK ADDRESS
                                                                                                                                                             * DCB COMMAND WORD
* WORKING REGESTER
* beware these registers are recycled RV[DISKSTATUS, ADD[DRBASE, 2]]; RV[OLDDISKADD, ADD[DRBASE, 4]]; RV[SECTORWAKEUP, ADD[DRBASE, 5]]; RV[PROCESSWAKLUPREG1, ADD[DRBASE, 6]]; RV[DCB, ADD[DRBASE, 7]]; RV[NEWDISKADD, ADD[DRBASE, 10]];
                                                                                                                                                             * STATUS WORD
* LAST SEEK POSITION
* SECTOR MASK
                                                                                                                                                             * POINTER TO NEXT DCB
                                                                                                                                                              * NEW SEEK POSITION
SET[DRCBASE, LSHIFT[DRPAGE,10]]; * c
SET[DCommandBase, ADD[DRCBASE, 100]];
SET[DPingBase, ADD[DRCBASE, 120]];
MC[DTASK.1, LSHIFT[DTASK, 14]];
MC[drpage.2, DRCBASE];

    control store base address of DRPAGE
    read, write, check field dispatch
    ping pong dispatch

 * RPP flags, context sensitive semantics for finding and transferring sector MC[Seoking, 1];  
* seek in progress (note that same bit used for label flag) MC[LabelFlag, 1];  
* processing label during sector transfer MC[PostIOCB, 2];  
* write status into IOCB/processing data field in transfer  
* RPP < 0 implies disk error  
* RPP = 0 implies processing header during sector transfer
 * CP states
MC[ReadPing, 0];
MC[WritePing, 1];
MC[CPRead, 2];
MC[CPCheck, 3];
MC[CPWrite, 4];
   * CTRLA functions
 MC[SelectiveReset, 1];
MC[ResetWakeup, 2];
MC[SetStrobe, 4];
MC[ClearStatus, 10];
MC[ResetEverything, 13];
   * CTRLB function - assumed that WakeupAllow is always on
 * CTRLB function - assum
MC[WakeupAllow, 1];
MC[DataTaskAllow, 3];
MC[SendDiskAddress, 11];
MC[WakeMeEveryWord, 23];
MC[WakeMeForOutput, 43];
 * Status register
MC[SeekInProgress, 100];
MC[SeekFailed, 200];
MC[DataWake, 400];
MC[SectorWake, 1000];
MC[SectorMask, 170000]; * same for IOCB
 MC[SotSeekIdle, 1];
MC[ReadHLD, 250];
MC[HeaderLabelDataMask, 374]; * same for IOCBCommand
 * CSB offsets
SET[CSBNext, 0];
SET[CSBStatus, 1];
SET[CSBDiskAdr, 2];
SET[CSBSectorMask, 3];
  * IOCB word offsets
```

```
SET[IOCBNext, 0];
StT[IOCBStatus, 1];
StT[IOCBCommand, 2];
StT[IOCBLabelPointer, 3];
StT[IOCBLabelPointer, 4];
StT[IOCBLabelPointer, 5];
StT[IOCBLabelPointer, 5];
StT[IOCBLabelPointer, 5];
StT[IOCBLabelPointer, 5];
StT[IOCBTransferMask, 6];
StT[IOCBTransferMask, 7];
StT[IOCBUnused, 10]; * 11 for extended address format.
MC[IOCBDiskAdr, 11]; * 12 for extended address format.
StT[IOCBNddrossExtend, 10]; * high order bits of label and data address MS[StabelExtend, LDF[#1, 0, 10]];
MS[StabelExtend, LDF[#1, 10, 10]];
* 10CB status
MC[IOCBStatusValid, 7400];
MC[IOCBStatusValid, 7400];
MC[IOCBStatusValid, 7400];
MC[IOCBTransferOk, 0];
MC[IOCBCMointer, 2];
MC[IOCBCMointer, 2];
MC[IOCBCMointer, 2];
MC[IOCBCMointer, 2];
MC[IOCBWriter, 3];
MG[SEXENDERT, DF[COMMANDWORD, 0, 10]]; * field extractor for seal
MG[SEXENDERT, LDF[COMMANDWORD, 7, 1]]; * field extractor for extend bit
MC[ValidSeal, 110]; * Seal=110 alto style dcb, Seal=111 extended address IOCB
MC[ExtendHint, 1];

* physical characteristics of the disk format
MC[SectorsPerTrack, 14];
MC[IdeaderSize, 2];
MC[IdeaderSize, 2];
MC[IdeaderSize, 2];
MC[IdeaderSize, 2];
MC[IdeaderSize, 10];
MC[DataSize, 400];

* disk address field extractors
MG[Sector, LDF[#1, 4, 13]]; * includes cylinder, head, and disk
MS[SDisk, LDF[#1, 4, 13]]; * includes cylinder, head, and disk
MS[SDisk, LDF[#1, 4, 13]]; * includes cylinder, head, and disk
```

```
insert[d0lang];
NOMIDASINIT;LANGVERSION;MULTDIB;
insert[G1oba1Dofs];
insert[DMDefs];
TITLE[DMInit];
*last modified by Johnsson on April 7, 1979 12:30 PM
*last modified by CPT on March 15, 1979 12:21 PM
                                                                                                                                                            ON PAGE[DiskInitPage];
settask[DTASK];
settask[DTASK];

DiskInit: WR+13C, at[DiskInitLoc];
OUTPUT[WR, DSKCTRLA];
KData+ OC;
KData1+ OC;
RP+ OC;
WP+ OC;
ReadMemCount+ OC;
WritchemCount+ OC;
CP+ OC;
RPP+ OC;
DCBADDRESS+ OC;
DCBADDRESS+ OC;
CommandWord+ OC;
WR+ 1C;
OUTPUT[WR, DSKCTRLB]; *ALLOW WAKE UPS
KBADDRESS+ (400C; *KBaddress + 521b
KBADDRESS+ (400C; *KBaddress + 521b
KBADDRESS+ (500) (121C);
KBADDRESS+ (500) (121C);
KBADDRESS+ (800) (121C);
KBADDRESS+ (
```

end[dminit];

```
insert[d0lang];
NOMIDASINIT; LANGVERSION; MULTDIB;
insert[ClobalDefs];
   insert[DMDefs];
    TITLE[extended-address-DMTask];
                                            last edit by Johnsson on April 7, 1979 12:31 PM second page olim. by Johnsson on March 15, 1979 5:40 PM last modified by Jarvis on March 15, 1979 12:07 PM DoInt added by Johnsson on February 16, 1979 12:53 AM
 settask[DTASK];
M@[ONES,(ZERO)-1];
   * sector wake up point if not transfering data
DSWTASK:

call[cReturn]; * allow task switch before subsequent storage reference PFETCHI[KBADDRESS, DCBADDRESS, CSUNext]; * get the link to the dcb

DSWA1: PROCESSWAKEUPREG1+OC; * clear my interrupt regester

T < IOCBDiskAdr, TASK; * set up for letch of IOCBDiskAdr

INPUT[DISKSTATUS, DSTATUS]; * get disk status, need sector information DISKSTATUS+(DISKSTATUS) XOR (SectorMask); * sector complemented DISKSTATUS+(DISKSTATUS) XOR (IOCBStatusValid); * put in the 17

PFETCH1[DCBADDRESS, COMMANDWORD, IOCBCommand]; * get the disk command DSWA2: LU+(RPP) XOR (Seeking); COTO[SeckService, ALU+0], LU+DCBADDRESS; * jump for seek in progress COTO[SectorA11, ALU+0], WR + ClearStatus; * jump for NIL IOCB pointer * set WR for possible errors*
 * process IOCB

T · ($ExtendBit) + (T); * new format IOCBDiskAdr displaced by one PFETCHI[DCBADDRESS, NEWDISKADD]; * get the new seek info TASK, PFETCH1[KBADDRESS, OLDDISKADD, CSBDiskAdr]; * get old position
                                    TeValidSeal;
Te($Seal) XOR (T);
KDatal & T; * non-zero implies extended addressing
GOTO[.+2, ALUWO], LU & (KDatal) XOR (ExtendHint);
GOTO[.+2, ALUWO], LU & (KDatal) XOR (ExtendHint);
GOTO[.nvalidSeal, ALUWO], TeSectorsPerTrack; * Seal=ValidSeal
GOTO[InvalidSeal, ALUWO], TeSectorsPerTrack; * jump for invalid seal
LU & ($Sector[NEWDISKADD])-(T);
GOTO[DSWL, ALU>=0], WR+3C; * jump for illegal sector, WR & garbage?
lu & commandword, goto[.+2, r even]; * test DriveModifier
newdiskadd & (newdiskadd) xor (IOCBDrive);
nop; * call cannot be even target of condtional
TASK, PSTORE1[KBADDRESS, NEWDISKADD, CSBDiskAdr];
Te$Track[OLDDISKADD]; * Is old track
LU & ($Track[NEWDISKADD]) XOR (T); * . . . the same as new track?
GOTO[MovoArm, ALUWO], LU & (COMMANDWORD) AND (SeekOnly);
GOTO[JustSeek, ALUWO], Te$Sector[DISKSTATUS]; * jump for seek only
Te($Sector[NEWDISKADD]) XOR (T), GOTO[DSWJG, IOATTEN];
DBLGOTO[SectorAll1, AtSector, ALUWO], RPP+OC; * at the right sector?
                                                                                                                                                                                                                                                                                                            * at the right sector?
 * sector wakeup clean up

SectorAll: NOP;

SectorAll: WR-SetSeekIdle;

OUTPUT[WR, DSKCMMD], GOTO[DSWJ7, IOATTEN]; * SET SEEK IDLE COMMAND
                                       NOP;
NOP;*two m-i after outputs

    process sector interrupt mask

PFETCHI[KBADDRESS, SECTORWAKEUP, CSBSectorMask], TASK;
    * allow task switch before preceeding storage reference interlocks

T+PROCESSWAKEUPREGI;

  TEPROLESWAKEUPREET;
T & SECTORWAKEUP(SECTORWAKEUP)OR(T);* SECT INTERUPT MASK

** checking IOATTEN causes endless loop **
PSTOREI[KBADDRESS, DISKSTATUS, CSBStatus]; * set current disk status

** warning no tasking allowed from here to the last pstore before DSWC2 **
loadpage[0]; * get bits to OR into NWW
callp[DoInt]; * set NWW and IntPending; uses regs 0,1; no task
                                          THE COLOR TO THE 
WKF-ones;
PSTOREI[KBADDRESS, WR. CSBDiskAdr], CALL[IOTask];
RPP ← PostIOCB;
DSWCX: LU ← (RPP) XOR (PostIOCB); * check data loop or seek command GOTO[DSWC2, ALUMO];
LU+DEBADDRESS;
                                          GOTO[DSWC4, ALU=0], LU+DCBADDRESS;
* just completed IOCB, post status and cdr the IOCB chain PSTORE1[KBADDRESS, DCB, CSBNext]; * new DCB pointer to kblock PSTORE1[DCBADDRESS, DISKSTATUS, IOCBStatus], CALL[IOTask]; * NOP; *why is this nop here???

T \( \times \times CB \) * Chain to new DCB DCBADDRESS \( \times T \); * proceed if something there

DSWC4: RPP-OC, GOTO[DSWA1, ALU#O]; * jump to process next IOCB NOP; * end of IOCB chain

DSWC2: WR-ResetWakeup;

OUFPUT[WR, DSKCTRLA]; * RESET SECTOR WAKEUP WR+WR, GOTO[DSWTASK]; * INTERLOCK!!!!
                                                                                                                                                                                                                                                                                                                                                                                  * into dcb
  * seek in progress
SeekService: LU ← (DISKSTATUS) AND (SeekFailed);
GOTO[SeekFailure, ALU#0], LU ← (DISKSTATUS) AND (SeekInProgress);
GOTO[+2, ALU#0];
```

```
RPP+OC, GOTO[DSWA2]; * seek done
GOTO[SectorAll1];

* set arm in motion
MoveArm: T-*Disk[OLDDISKADD]; * SEE IF WE ARE CHANGING DISKS
LU+($Disk[NEWDISKADD]) XOR (T);
WR-SetSeekIdlo, GOTO[SwitchDrive, ALU#0]; * jump to switch drives
OUTPUT[NEWDISKADD, DSKADD]; * OUTPUT NEW SEEK INFO
WR+SendDiskAddross, TASK;
T-*Cylinder[NEWDISKADD]; * CHECK FOR CHANGE IN TRACK ADDRESS
LU+($Cylinder[OLDDISKADD]) XOR (T);
GOTO[.+2, ALU#0], RPP+Seeking;
PSTORE1[KBADDRESS, NEWDISKADD], CSBDiskAdr], GOTO[DSWTASK]; * hd switch
OUTPUT[WR, DSKCTRLB]; * SET SEND DISK ADDRESS
WR+SetStrobe;
OUTPUT[WR, DSKCTRLA]; * set strobe
GOTO[SectorAll], RPP+Seeking; * SET SEEK flag

* switch drives
SwitchDrive: OUTPUT[WR, DSKCMMD]; * SET SEEK IDLE COMMAND
WR+ResetWakeup;
OUTPUT[WR, DSKCTRLA]; * RESET SECTOR WAKEUP
OUTPUT[MR, DSKCTRLA]; * RESET SECTOR WAKEUP
OUTPUT[MR, DSKCTRLA]; * OUTPUT[MR, DSKCMD]; * DISK CHANGE OVER
WR+ones;
T-WR-(WR) XOR (IOGBDrive); * don't clobber drive
NEWDISKADD-(NEWDISKADD) OR (T);
PSTORE1[KBADDRESS, NEWDISKADD), CSBDiskAdr];
GOTO[DSWTASK], RPP+Soeking; * WE WILL RE-DO SEEK AFTER DISK CHANGEOVER
```

```
* on right sector, prepare for transfer
 AtSector: nop;
TASK, PFETCH1[DCBADDRESS, KData, IOCBHeaderPointer];
    translate alto style read/check/write into IRDC style
 * The commands for each field are as follows

* Alto function IRDC Let xa = high order bit of alto function

* 00 read 10 Let ya = low order bit of alto function

* 01 check 11 Let xi = high order bit of IRDC function

* 11 write 01 Let yi = low order bit of IRDC function

* 10 write 01 then xi = ~xa and yi = xa + ya
 * The old method uses 24. words of code and executes 6 instruction to do the
 * command translation. Notice with awe that the new method uses but 6 words \ast of code and excutes 6 instructions.
                        T \leftarrow (COMMANDWORD) AND (HeaderLabelDataMask); * get command field WR \leftarrow T;
                       WR ← (RSH[WR, 1]) OR (T); * shi
WR ← (WR) AND (124C); * Tow
task,T ← (COMMANDWORD) ornot (250C);
WR ← (WR) ornot (T);
                                                                                                      * shift high bits over low* low order bits
RP+0C;
T+HeaderSize, CALL[SetShortFieldConstants];
WP+0C, GOTO[DSWJ10, IOATTEN];
OUTPUT[WR, DSKCMMD]; * output command to disk
ProcessField: CP+ResetWakeup;
OUTPUT[CP, DSKCTRLA]; * roset sector wakeup
WR+DatafaskAilow;
OUTPUT[WR, DSKCTRLB]; * set DATA TASK ALLOW
CP+CPRead; * assume read
DISPATCH[COMMANDWORD, 10, 2];
DISP[.+1]; * header, label and data all use this dispatch
READMEMCOUNT+0C, GOTO[FieldAll], AT[DCommandBase, IOCBRead!];
WR-WakeMeForOutput, GOTO[WriteField], AT[DCommandBase, IOCBWritel];
WR-WakeMeForOutput, GOTO[WriteField], AT[DCommandBase, IOCBWritel];
WR-WakeMeForOutput, GOTO[WriteField], AT[DCommandBase, IOCBWritel];
 * check field on disk drive
CheckField: OUTPUT[WR, DSKCTRLB];
CP&CPCheck, GOTO[FieldAll];
                                                                                                                  * FOR PRELOAD
 WRITEMENCOUNT COC;
                     WR←1C:
 ****warning no tasking allowed between the two outputs for buffer OUTPUT[WP, DPWP]; * OUTPUT WRITE POINTER OUTPUT[WR, DBUFFER], GOTO[DSWJL12, IOATTEN]; * OUTPUT SINC WORD
* read, write, and check all flow through here
FieldAll: Te KData, call[cRoturn]; * allow task switch
DISPATCH[CP, 15, 3], GOTO[DSWJL, IOATTEN];
WRe T, DISP[.+1]; * set WR for storage alignment calculation
CPeWritePing, GOTO[ReadDisk], AT[DPingBase, ReadPing!];
CPecReadPing, GOTO[WriteDisk], AT[DPingBase, WritePing!];
CPecPRead, GOTO[ReadDisk], AT[DPingBase, CPRead!];
Te366C, GOTO[DoCheck], AT[DPingBase, CPCheck!];
CPeCPWrite, GOTO[WriteDisk], AT[DPingBase, CPCheck!];
 * Check field of sector

* Microcode uses write logic, but hardware does not actually write on disk.

* Both header and label fit in the 20 word hardware buffer. The header and

* label code first copies the entire field into the buffer using the main

* write loop. The hardware then reads the disk and leaves the result of the

* check operation in the buffer. The code then writes the results back into
  * the central store by falling into the main read loop
* The microcode tries to win on the data field, but the algorithm appears * buggy. Note that CP is set to CPRead when control falls out of the main * output loop. This prevents control from passing back through DoCheck.

DoCheck: LU+(READMEMCOUNT)-(T); * can't check too large a block of data LU+(RPP) XOR (PostIOCB), GOTO[WriteDisk, ALU>=0]; CP+ReadPing, GOTO[.*2. ALU=0]; * bug? eventually resets CP to CPRead CP+CPWrite, GOTO[WriteDisk]; * header or label WR-DataTaskAllow; * processing data field OUTPUI[WR, DSKCTRLB]; WR+(WR), GOTO[FieldAll]; * STOP KOB BUFFER
* quad word write to disk works here
                        Nord write to disk works here
WP-(WP)+(3C); * next instruction allows write of WP before the output
ReadMemCount+(ReadMemCount)-(3C), call[cReturn]; * CHECK COUNT >3
OUTPUT[WP. DPWP]: * OUTPUT WRITE POINTER
                        ReadMemCountr(noach...
OUTPUT[WP, DPWP]:
    * two m-1 after output
                       nop; * two m-1 after
T ← (ReadMemCount)-1;
IOFETCH4[KData, OPUT], GOTO[DDWV];
                                                                                                                                                    * OUTPUT 4 WORDS
 * write a single word onto disk DDWP1: T ← (ReadMemCount)-1;
```

```
DDWP:
  DOWV:

    input loop (we road kib buffer and send data to the main store)
    if quad align and wc>4 do then iostore4 else do input one
    if wc<4 set force wakeup on one, in the disk and set cp = to one for</li>

* if wc<4 set rorce wakeup on one, in she contained the buffer command the buffer command
* quad word read from disk works here

WriteMemCount+(WriteMemCount)-(3C);

RP+(RP)+(3C), call[cRETURN];
OUTPUT[RP, OPRP];

T + (WriteMemCount)-1;

RP+(RP)+1; * invoke interlock so that pointer ok before data arrives
IOSTORE4[KData, IPUT], GOTO[DDWU]; * INPUT 4 WORDS
      read a single word from disk

DWO: T * (WriteMemCount)-1;

OUTPUT[RP, DPRP];

RP*(RP)+1; * invoke interlock so that pointer ok before data arrives
INPUT[WR, DKTB];

PSTOREI[KData, WR];

PWT: IT IN MEMORY

WriteMemCount*(WriteMemCount)-1;

COTO[EndField, ALU=0], LU=RPP;

LU=RSi[WriteMemCount, 2];

GOTO[.+2, ALU#0], WR*WakeMcEveryWord;

OUTPUT[WR, DSKCTRLB], GOTO[FieldAll];

GOTO[FieldAll];
 DDWO:
DDWO1:
  DDWU1:
 * dispatch for next field
EndField: GOTO[StartLabel, ALU=0], LU+(RPP) XOR (LabelFlag);
    GOTO[StartData, ALU=0], RPP+PostIOCB; * LABEL done, DO DATA
    GOTO[EndSector];
 * prepare for the label field
StartLabel: PFETCH1[DCBADDRESS, KData, IOCBLabelPointer];
T+LabelSize, CALL[SctFieldConstants];
RPP+LabelFlag, GOTO[NextField]; * flag
                                                                                                                                                                                                                                                          * flag for label
* prepare for the data field
StartData: PFETCH1[DCBADDRESS, KData, IOCDDataPointer];
T+DataSize, CALL[SetFieldConstants];
NextField: COMMANDWORD+LSH[COMMANDWORD, 2], GOTO[ProcessField];
* clean up after a data transfer

* ddwz+4 is the sector wakeup point after a data transfer

*** warning must reset data task allow before tasking

EndSector: WR-WakeupAllow;

OUTPUT[WR, DSKCTRE]; * turn off data task allow

WR \( \text{WR}, \text{Call[cReturn]}; * interlock on WR insures complete before task switch

nop; * for the task, task must happen before this pfetch

TASK, INPUT[DISKSTATUS, DSTATUS]; * status (after next sector mark)

PFETCH1[DCBADDRESS, PROCESSWAKEUPREG1, IOCBTransferMask]; * NO ERROR INTERRUPT MASK TO PROCESSWAKEUPREG1

DISKSTATUS-(DISKSTATUS) XQR (SectorMask);

DISKSTATUS-(DISKSTATUS) OR (IOCBStatusValid);

WR+ClearStatus, GOTO[DSWJL1, IOATTEN];

OUTPUT[WR, DSKCTRLA];

GOTO[SectorAll], RPP+PostIOCB;
  DSWJL1: GOTO[DSWJ];
* set counts and pointers for field processing, call with field size in T
SetFieldConstants: LU + KData1;
ReadMemCount + T, use CTask, GOTO[SetShortFieldConstants1, ALU=0];
PFetch1[DCBADDRESS, KData1, IOCBAddressExtend];
WriteMemCount + T; * avoid PFetch/pass around path problems
LU + (WriteMemCount) XOR (LabelSize); * kludgy test for label or data
GOTO[.+2, ALU=0];
KData1 + $DataExtend[KData1], GOTO[.+2];
KData1 + $LabelExtend[KData1], GOTO[.+2];
KData1 + T + LSH[KData1, 10];
KData1 + (RSH[KData1, 10]) + 1;
use CTask;
                                         use CTask;
KData1 + (LDF[KData1, 10, 10]) OR (T), return;
 SetShortFieldConstants: ReadMemCount ← T, use CTask; SetShortFieldConstants1: WriteMemCount ← T, return;

    task switch only for non-emulator wakeups
IOTask; LU-APCTASK;

                                      use CTASK,GOTO[cRETURN, ALU=0]; NOP;
   cRETURN: RETURN;
 * errors come here SeekFailure: NOP, GOTO[DSWJ];   
* error entry points to DSWJ, error handler DSWJ6: NOP, GOTO[DSWJ];
```

```
DSWJ7: NOP, GOTO[DSWJ];
DSWJ10:NOP, GOTO[DSWJ];
DSWJ2: INPUT[DTSKSTATUS, DSTATUS]; * get disk status
DISKSTATUS+(DISKSTATUS) XOR (SectorMask); * invert sector info
DISKSTATUS+(DISKSTATUS) OR (IOCBStatusValid); * install 17 for alto
DISKSTATUS+(DISKSTATUS) OR (IOCBHardwareError);

* errent + (errent) + 1;
WR+WakeupAllow; ***** warning this has to be done before tasking
OUTPUT[WR, DSKCTRLB]; * clear data task allow, it might be set

* GET ERROR MASK, TASK BUT DONT CHECK ATTEN
* the current status will be posted into kblock and the dcb
DSWM: RPP+ones; * SET ERROR FLAC into state control
nop; *two m-i after output
PFEICHI[DCBADDRESS, PROCESSWAKEUPREGI, IOCBErrorMask], call[cReturn];
* NOP; * allow task switch before preceeding storago reference interlocks
LU+DCBADDRESS;
GOTO[DSWK, ALU/Wo], WR+CTearStatus;
PROCESSWAKEUPREGI+OC; * clear my interrupt regester
DSWK: OUTPUT[WR, DSKCTRLA], GOTO[SectorAll]; * DO A CLEAR STATUS

* IOCB command not valid
InvalidSeal: DISKSTATUS+(DISKSTATUS) OR (IOCBCheckError), GOTO[DSWK];

* illegal sector
DSWL:DISKSTATUS+(DISKSTATUS) OR (IOCBCheckError), GOTO[DSWM];

DSWJL12:GOTO[DSWJ]; * error entry points
DSWJL: GOTO[DSWJ]; * error entry points
DSWJL: GOTO[DSWJ]; * error entry points
```

```
* Defs for DO microcode emulating Alto Ethernet
  TITLEFEtherDefs];
  *Last modified by Murray on September 27, 1979 \, 4:03 AM, Add EidleTimer, EIReset * modified by Johnsson on February 15, 1979 \, 4:01 PM
                               SET TASK [0]; *For R addressing
 MC[EOReset,OR@[LSHIFT[EOTask,4],0]];
MC[EIReset,OR@[LSHIFT[EITask,4],0]];
* Ethernet I/O Address Registers
Set[EIData, 3]; * Input data
Set[EIRost, 1]; * Input data
Set[EStatus, 2]; * Status/State register (read)
Set[EOData, 1]; * Output data
Set[EReadState, 2]; * State register read
Set[EWriteState, 0]; MC[EWState, 0]; * State register write
     * State Register command words
 "State legister command
MC[ESetPurgeMode, 260];
MC[ESetOutputEOP, 107];
MC[EEnableInput, 220];
MC[EDisableOutput, 103];
MC[EDisableOutput, 100];
MC[EDisableOutput, 100];
                                                                                                                      * Enables input* Enables output, Jam
                                                                                                                         * Enables Jam
                                                                                                                                                   * Clears OutputEOP, disables Jam
  MC[EDisableInputOutput, 300]; * Disables input, output, clears outputEOP, Jam
   * Status bits
* Status bits
SET [ESICOLL, 200];
SET [ESODL, 100];
SET [ESODL, 40];
SET [ESOCLL, 20];
SET [ESCRC, 10];
SET [ESOFAULT, 4];
SET [ESOFAULT, 4];
SET [ESOCMD, 2];
SET [ESOCMD, 2];
SET [ESOCMD, 1];

    Receiver-detected collision (Jam)
    Output data late (Underrun)
    Input data late (Overrun)
    Transmitter-detected collision (Collision)

                                                                                                                        * Bad CRC
                                                                                         * Output DataFault (masked for now)
                                                                                        * Output Bad Parity (masked for now)

* Input command issued ** Not in hardware:

* Output command issued ** for Alto comulation only

* Incorrectly terminated packet (Bad Alignment)
 MC[EISMASK, ESIDL, ESCRC, ESIT]; * Status bits reported for input command MC[EOSMASK, ESODL, ESOCOLL]; * Status bits reported for output command MC[ECMDBITS, ESICMD, ESOCMD]; * Command bits
  * R-registers for input and output task
                                                          * Base register for first 64K space; 0 and 1 used by DoInt
   RV[EBase, 0]:
RV[EBase, 0]; * Base register for first 64K space; 0 and 1 used by DoInt
RV[EBaseHi, 1];
RV[EPIR, 2]; * Buffer base register
RV[EPIRHI, 3];
RV[ECount, 4]; * Main loop counter
RV[ETEMP, 5]; * Temporary registers
RV[ETEMP, 6];
RV[ETEMP, 6];
RV[ETEMP, 7];
RV[ETEMP, 7];
RV[ETEMP, 7];
RV[ETEMP, 7];
RV[EFEMP, 7];
R
 *Dispatch table locations
Set[EEBase, LSHIFT[EEPage, 10]];
Set[EESIOLoc, ADD [EEBase, 20]];
                                                                                                                                              * Dispatch location for SIO
 *Address constants
Set[EOStartLoc, ADD[LSHIFT [EOPage, 10], 120]]; * Output, notify location
Set[EOTimerDoneLoc, ADD[LSHIFT [EOPage, 10], 130]]; * Output TimerDone notify location
Set[EIStartLoc, ADD[LSHIFT [EIPage, 10], 140]]; * Input notify location
Set[EIAbortLoc, ADD[LSHIFT [EIPage, 10], 150]]; * SIO abort notify location
* Control block addresses (for Alto emulation, relative to 600)

MC[FPLOC, 0]; * Post location

MC[FPLOC1, 200]; * Post location (relative to 400)

MC[EBLOC, 1]; * Interrupt bit mask

MC[EBLOC], 201]; * Interrupt bit mask (relative to 400)

MC[ELOC, 2]; * Ending word count

MC[ELLOC, 3]; * Load mask

MC[ELLOC, 4]; * Input count

MC[EICLOC, 4]; * Input count

MC[EICLOC], 204]; * Input count

MC[EICLOC], 204]; * Unput count

MC[EMPLOC, 5]; * Output count

MC[EMPLOC, 7]; * Output count

MC[EMPLOC, 7]; * Output count

MC[EMPLOC, 10]; * Host address for address recognition

MC[EMPLOC, 10]; * Host address for address recognition (relative to 400)
 ether constants required in both init and code (Midas mesa only)
* Microcode post codes (small integer in left half, ones in right half for XOR).

* Note: value is complemented to get constant less than 8 bits. Use XNOR for formation of post code.

MC[ESIDON, NOTE [377]]; * Input done

MC[ESIDON, NOTE [777]]; * Output done

MC[ESIDON, NOTE [1777]]; * Input buffer overflowed

MC[ESLOAD, NOTE [1777]]; * Load overflow

MC[ESCZER, NOTE [2377]]; * Word count zero in input or output command
```

MC[ESABRT, NOT0 [2777]];

* Command aborted (by SIO)

```
insert[d0lang];
NOMIDAS(NIT;LANGVERSION;MULTDIB;
insert[GlobalDefs];
insert[EtherDefs];
                    title[EtherTask];
 *Last modified by Murray on September 27, 1979 6:21 AM, Update for split state register 
* modified by Murray on September 19, 1979 3:48 PM, Turn off Timer 
* modified by Chang on May 31, 1979 1:09 PM, MIDAS Overlay 
* modified by Chang on May 20, 1979 2:01 PM, nail down EESIO 
* modified by BRD on March 23, 1979 10:34 PM 
* added RS232 SIO code dispatch 
* Modified by Lobesson on April 7, 1979 12:33 PM
 * Modified by Johnsson on April 7, 1979 12:33 PM
                    SET TASK [0];
 * EMULATOR TASK -- SIO instruction
ON PAGE [EEPage];
*This code executes at task 0
*We got here after the SIO instruction has been issued.
*The SIO control bits are in T (bits 16,17).
*Get host address constant for Ethernet
*RIEMP1 = 1 if called from Mesa, 0 if called from Nova
*This code is really part of the emulator, and uses its temporary registers
EESIO: ACO < T, at[EEStartLoc]; *save control bits (useful only if called from Mesa)
T < LDF[ACO,10,2];
RIemp < AND0[377, RS232SIOLoc]C;
RTemp < (RTemp) OR (OR@[LSHIFT[16,14],AND0[007400, RS232SIOLoc]]C);
RTomp < (RTemp) OR (T);
APC&APCTask < RTemp, TASK;
Return;
                    ON PAGE [EEPage];
                     Return:
Return:
    T + 177C;
    T + (ldf[EHostReg.0.10]) xor (T); *these bits will be 177b if the init code was run
*(i.e. if there is an Ethernet board in the machine), and will be zero otherwise
    T + EHostReg. goto[EESIODisp.ALU=0];
                    ACO (ACO) xnor (100000C),goto[EESI00]; *return 77777b in ACO if no Ethernet board
et: loadpage[7];
gotop[P7Tail];
 EEMosaRet:
 * 01 -- Start transmitter
* 01 -- Start transmitter

* Form APC&APCTask word to notify the output microcode

ESIO1: RIEMP - AND@[0377, EOStartLoc]C, AT[EESIOLoc, 1]; * Low 8 bits of APC

GOTO [EESIONOtify], RTEMP - (RTEMP) OR (OR@[Ishift[FOTask,14],AND@[007400, EOStartLoc]]C);

* 10 -- Start receiver

* Form APC&APCTask word to notify the input microcode

EESIO2: RTEMP - AND@[0377, EIStartLoc]C, AT[EESIOLoc, 2]; * Low 8 bits of APC

EESIO2A: GOTO [EESIONOtify], RTEMP - (RTEMP) OR (OR@[Ishift[EITask,14],AND@ [007400, EIStartLoc]]C);

* 11 -- Reset interface, i.e. abort. Input task is notified to post abort.

EESIO3: GOTO[EESIO2A], RTEMP - AND@[0377, EIAbortLoc]C, AT[EESIOLoc, 3]; * Low 8 bits of APC
* Notify appropriate code
EESIONotify:
RCNT ← AND@[EOTask,17];
RCNT ← (RCNT) + (EIdleTimer);
LoadTimer[RCNT];
                    LoadTimer[RCN1];
T ← EOReset;
RCNT ← (EDisableInputOutput);
OUIPUT[RCN1];
CALL[ETaskRet], APC&APCTASK ← RTEMP;
lu ← RTEMP1, dblgoto[EEMesaRet,EENovaRet,Rodd]; *control returns to here when emulator next runs
 * INPUT TASK MICROCODE
* Read in first word

* Right justify destination host in T

* Check for broadcast

* Broadcast packet

];

* Fetch host address
                                                                                           * ALU=0 => destination host = me

* Packet for me

* ALU=0 => host is promiscuous

* Packet for me
```

```
OUTPUT [ETemp, EWriteState];
CALL[ETaskRet];
* Wakeup here at start of next packet
GOTO [ETIDLE];
INPUT [ETOmp2, LADIA],
LU CETemp2; * Abort

FIAlignE: RETURN, PStorel [EPtr, ETemp2];

* Now start quadword output.

* Adjust EPtr and ECount for 4-word transfers.

EIQuad: ECount c (ECount) + (3C);

CALL [EILoop], EPtr c (EPtr) - (6C); * Set return address for EILoop

* Read the Hardware Input Buffer into the Main Memory In Buffer.

EILoop: GOTO [EIQuadfull, R>=0], T c ECount c (ECount) + (4C);

GOTO[EIAttn, IOATTEN];

RETURN, IOStore4[EPtr, EIData];

* Get here when no more room for quadwords in buffer.

* Check IOATTEN is high to see if end of packet.

EIQuadFull: GOTO [EIAttn, IOATTEN];

* Not end of packet. Do singles to fill buffer.

* 7-ECount = number of singles remaining in buffer.

* Set up loop counter as (- No. singles), and read in singles.

FCount c (ECount) - (7C);

CALL [EISingles];

EISingles: GOTO [EIBuffull, R>=0], ECount c (ECount) + 1;

GOTO [EIAttns, IOATTEN], T c (ECOunt) + (6C); * Set up T for PStorel INPUT [EFemp, EIData];

LU c ETemp;

RETURN, PStorel [EPtr, ETemp];

* We get here when IOATTEN is detected in EILoop.

* Number of word loft in buffer = 7 - ECount + 1 (CRC) + Excess count.

EIAttn: INPUT [ETemp, EStatus]; * Read Status

T c LDF[ETomp, 10, 2]; * Isolate Excess Count

ECount c (ECount) XNOR (OC); * Complement

ECount c (ECount) XNOR (OC); * Complement

ECount c (ECount) + (11C); * Increment, add 8

ECount c (ECount) + (11C); * Increment, add 8

ECount c (ECount) + (11C); * Increment, add 8

ECount c (ECount) + (11C); * Increment, add 8

ECount c (ECount) + (11C); * Increment, add 8

ECount c (ECount) + (11C); * Increment, add 8
      EIAttn2:

* T < ETemp;

* ETemp < (ETemp) AND (124400C);

* SKIP [ALU=0];

** COMMODIATE (SKPOINT%;
             WOP ADRICATED IN 18;
ET cmp + T;
ET cmp + (RSH[ET cmp, 10]);
ET cmp + (ET cmp) AND (EISMASK);
ET cmp + (ET cmp) XNOR(ESIDON);
* Post input done status

Store EECLOC.
        ELPOST: CALL[ETaskRet], PStore1 [EBase, ECount, EELOC!];

* Post status, disable interface (purge packet too), and TASK.

* Post status in ETemp, disable value in ECount,

ELPOSTA:

ECount 

EDisableInput, CALL [EPost];
      * Post status :: ECount & EDisableInput, CALL ETPOSTA: ECount & EDisableInput, CALL ETPOSTA: * End of packet.

* End of packet.

EBaseHi & OC; *repair base registes smashed by EPost (DoInt)

EBase & 200C;

EBase & (EBase) or (400C), GOTO [EIIDLE];
       * First check if IOATTEN is high, indicating that the last word was the CRC.

EIBUFFUll: NOP:

EIBUFFUll: SKIP[NOATTEN], ETemp + 1C;

GOTO [EIAttn2], INPUT [ETemp, EStatus]; *Last word input was CRC

* Read one more word to see if the next is the CRC word (which we will discard).

ECount + OC; * No words left in buffer

CALL[ETASKRet], INPUT [ETemp, EIData];

* After wakeup, check IOATTEN.

NOP; * Can't check for Attn here

GOTO [EIAttn2, IOATTEN], INPUT [ETemp, EStatus]; * IOATTEN => Wo

ETemp + OC:
                                                                                                                                                                                                                                                                             * IOATTEN => Word was CRC
                                           ETemp < OC;
GOTO [EIPOST], ETemp < (ETemp) XNOR (ESIFUL); * Input buffer overrum, post status
```

```
Get here if input buffer has zero word count. Post.
     EICOuntZero: ETemp + OC;
GOTO [EIPost], ETemp + (ETemp) XNOR (ESCZER);
    * Input microcode is notified here by emulator SIO when ACO[16:17] = 3.

* Manufacture "Abort" status and post. (Input hardware will be disabled again, which doesn't matter.)

EBaselli \( \cdot \text{CC}, \text{AT} [EIAbortLoc]; \) * Set up base pointer to loc 600

EBase \( \cdot \text{CDOSC}, \text{EBase} \) (FABSE) OR (400C);

ETemp \( \cdot \text{ECMDSITS}; \)

COTO [EIBastA] \( \cdot \text{ETEMS}, \text{COTO} \)
                              GOTO [EIPostA], ETemp + (ETemp) XNOR (ESABRT);
          Alto-emulation OUTPUT MICROCODE
     * Output microcode is notified at EOStart by the emulator (at SIO).
* Some initialization is done, and the TPC set up to EOIDLE, enable hardware and TASK.
EOStart: CALL [EINIT], ETemp & EEnableOutput, AT [EOStartLoc];
      * Idle state of the Ethernet output task
                             ETEMP T; * Store updated load in E

T + ELLOC, TASK;

PStorel [EBase, ETemp]; * Store new load

* Compute countdown interval

* Get random number from "random" register (REFR register used).
   LU ← ETemp;
T ← EIReset;
    T ← EIReset;
SKIP [ALU-0], ETemp ← EEnableInput;
OUTPUT[ETemp];
ETemp ← EDisableOutput; * ALU=0 => no input set up
OUTPUT [ETemp, EWriteState];
* Start simple timer with low 7 bits of random number.
* Timer slot is EOTask.
ETemp2 ← ETimerMask; * Compute timer word
T ← CTASK; * Timer slot is same as output task no.
T ← (ETemp2) OR (T);
EOLoadTimer: ETemp1 ← LSH[ETemp1, 4];
ETemp1 ← (ETemp1) OR (T), TASK;
LoadTimer[ETemp1];
    * Timer has expired. Check if input (under output) came in.
EOTimerDone: GOTO [EOMoreTime, R EVEN], LU & EFlag, AT [EOTimerDoneLoc];
ETemp & EDisableOutput; * If so, abort output
OUTPUT [ETemp, EWriteState];
CALL[ETaskRet];
MOD:
                                                                                                                                                                                                                                                 * Check if pkt came in (EFlag = 1)
   CALL[ETaskRet];
NOP;

* Check if still more time to elapse before start of transmission (High part of random number >=0).

EOMoreTime: ETomp1 ← 177C; * Set up maximum timer value
GOTO [EOLoadTimer, R>=0], ECount ← (ECount) - 1;

* Enable output and shut off the receiver (in case it was turned on).

EOBegin: T ← EIResot;
ETemp ← EDisableInput;
OUTPUT[ETemp];
ETemp ← (EEnableOutput);
OUTPUT [ETomp, EWriteState];

* Set up EPtr and ECount for single word transfers.

EOSetup: T ← EOCLOC;
CALLIEBSetup];
* Set up EPtr and ECount for single word ......

EOSetup: T < EOCLOC;

CALL[EBSetup];

* Subroutine returns with: EPtr = OPtr + OCount - 1, ECount = -OCount

* Check for zero count.

GOTO [EOCountZero, R>=0], LU < ECount; * R<0 => count is zero

* Compute how many singles before first quadword, and form loop counter in ETomp1.

* Address: x00 => no singles, loop count = -1

* Address: x01 => 2 singles, loop count = 0

* Address: x10 => 2 singles, loop count = 2

T < ECount;

T < (EPtr) + (T) + 1; * Form start address in T

ETomp1 < (ZERO) - (T); * Complement, increment

CALL [EOAlign], ETomp1 < (LDF[ETomp1, 16, 2]) - 1;

EOAlign: GOTO [EONOMore1, R>=0], T < ECount < (ECount) + 1;

PFetch1 [EPtr, ETomp];

LU < ETomp; * Abort

CALTERD : OUTPUT [EFomp, EOData];
    PFetch1 [LPtr, Elemp];
LU ← ETemp; * Abort
GOTO[ERet], OUTPUT [ETemp, EOData];
* Now start quadword output.
* Adjust EPtr and ECount for 4-word transfers.
EOQuad: ECount ← (ECount) + (3C);
CALL [EOLoop], EPtr ← (EPtr) - (6C); * Set return address for out loop
* Output from the Main Memory Output Buffer to the Hardware Output Buffer.
```

```
EOLoop: GOTO [EOQuadEmpty, R>=0], T & ECount & (ECount) + (4C);
GOTO [EOAbort, IOATTEN];
RETURN, IOFetch4 [EPtr, EOData];
 * Normal exit from Output Loop is here

* 7 - XWCount = number of singles remaining

* T is set up for next location.

EOQuadEmpty: ECount \( (ECount) \) XOR (7C);

CALL[EOSingles], ECount \( (ECount) - 1;

EOSingles: GOTO [EONOMOre, R<O], ECount \( (ECount) - 1;

PFetch1 [EPtr, ETemp];

T \( (ZERO) \( (T) \) + 1, ETemp; \( * \) Abort

GOTO[EROT], OUTPUT [ETemp, EOData];

* Wo're done outputing words. Set output EOP.

FONOMOre1: NOP;

EONOMore: ETemp \( EStatus \) | Set OutputEOP

CALL[ETaskRet];

* Should be woken up here after hardware's done sending packet or an error EOEND:

INPUT [ETemp, EStatus]; \( * \) Read Status

FOEND1:
                        T ← ETCMP;
ETCMP ← (ETCMP) AND (53000C);
SKIP [ALU=0];
NOP %BREAKPOINT%;
* NOP **BREAKPOINT%; ** DREAK ** DREAK ** DREAK ** DREAK ** DREAK**

* ETemp + T;
LU + (ETemp) AND (ECOLLMASK); ** Look at collision bit
GOTO [ECOCOLL, ALUMO], ETemp+EbisableOutput; ** ALUMO => Collision, try again

* If not collision, form status. Could be good packet or underrun (ODL).
ECOUNT + OC;
ETemp + RSH[ETemp, 10]; ** Shift down status
LTemp + (ETemp) AND (EOSMASK); ** Remove uninteresting bits
ETemp + (ETemp) XNOR (ESODON);
EOPOSt: CALL[ETaskRet], Pstore1 [EBase, ECount, EELOC!]; ** Store end count
ECOUNT + EDisableOutput, CALL [EPost];
GOTO[.]ZBREAKPOINT%; ** Shouldn't get here.
  ECOUNT & EDISABLEOUTPE, CALL [Crost];
GOTO[.]%BREAKPOINT%; * Shouldn't get here.

* We arrive here after an IOATTEN is detected in the main loop, indicating an error condition.

* IOATTEN will be true if a collision or underrun has occurred.

EOAbort: GOTO [EOENDI], [HPUT [ETemp, EStatus]; * Now read status
 * Task-independent Subroutines
 * Subroutine [EPost];

* Posts the command completion, and wakes up driver.

* Expects post code and status in ETemp.

* ECount has disable code to be sent to State register.

EPost: PFetch1 [EBase, ETemp2, EBLOC!];  * Fetch wakeup mask;

PStore1 [EBase, ETemp, EPLOC!];  * Store ending status in EPLOC

* Now wakeup driver.

* Wait for write of ECount
                                                                                                                      * wait for write of ECount
                          OUTPUT [ECount, EWriteState];
                         LoadPage[0];

T ← (ETemp2) or (100000c), gotop[DoInt];
T \( \) (Elemp_c,

* Subroutine [EBSetup].

* Set up EPtr and ECount register.

* On entry T has pointer to EICLOC or EOCLOC.

* Subroutine roturns with:

* EPtr = Buffer Pointer + Count - 1

* ECount = - Count

* The appropriate input or output pointer and count locations are used.

* Subroutine knows that EIPLOC = EICLOC + 1, and EOPLOC = EOCLOC + 1.

EBSETUP: PFotch1 [EBase, ECount]; * Fotch count

MOP:

* So T can be written

* Point to EXPLOC

* Fetch pointer
                                                                                                                                                                  * Get wakeup mask from ETemp. 100000c means tasking return
                         * Ptr + Ptr + count - 1
1;  * Count + - Count
 * Set up high part of Buffer pointer
      These instructions used for Tasking after OUTPUT instructions.
  ERet: NO
ETaskRet:
                                                 RETURN:
```

ond[ether];

.

.

.

· •

```
insert[d0lang];
NOMIDASINIT; LANGVERSION;
insert[GlobalDefs]; *task and page assignments
  TITLE[FaultHandler];
 *last edit by Johnsson, October 15, 1979 10:44 AM, AR 2369
* edit by Kennedy, October 13, 1979 2:57 PM, Allow 16-bit fault codes
* edit by Kennedy, October 3, 1979 9:15 AM, Update MP Codes
* edit by Chang, August 22, 1979 5:01 PM, MOBCrash=212L/138D, fix LogSE
* edit by Johnsson, June 27, 1979 8:21 AM, Log MC2 errors if LogSE
* edit by Johnsson, June 18, 1979 5:19 PM, new Midas
* edit by Chang, May 21, 1979 2:33 PM, nail down StartMemTrap
* edit by Johnsson, May 10, 1979 9:42 AM
   * split off from Initialize by Johnsson, April 4, 1979
*Error Codes for Fault Handler
MC[CrashOffset,1000]; * Offset for upper 8-bits of fault codes.
MC[RCSCrash,330]; * 728d - R or CS parity error
MC[BPCrash,331]; * 729d - Real Breaakpoint
MC[MOBCrash,342]; * 738d - Map Out of Bounds
MC[IMPECrash,333]; * 731d - H4PE
MC[MOBCHAPECrash,336]; * 732d - MOB and H4PE
MC[MC2Crash,336]; * 733d - got an MC2 error when unable to handle it by RETURNing
MC[MC2Ccrash,336]; * 735d - MC1 fault when emulator couldn't accept it
MC[LPCrash,340]; * 736d - Fault from the instruction following a LoadPage
MC[StkCrash,341]; * 737d - Stack over/underflow
MC[NStkCrash,36]; * Complement of StkCrash (8 bits)
   *Fault handler
  "This code starts at location 120, task 17.
"Control gets here from the kernel as soon as the state has been saved.
"This code determines what to do based on the type of error, and the bits in FFAULT.
"Bits in FFAULT aro:
                                    0: MC2 errors RETURN if 1, crash if 0
1: MC2 errors RETURN if 1, crash if 0
1: Midas is present (1), so "crash" means breakpoint, else put a code in MP and halt
15: MC1/StackOvf errors handled by notifying PFEntry in emulator (1),
                                                     or by crashing (0)
  * breakpoint means notify task 17, location 7514 (Kernel location BPSEND).
                                   OnPage[0];
SetTask[17];
  RV[PipeReq4,64]:
  RV[PipeReg5,65]
  SET[H4Disp,240];
SET[Mc2ErDisp,260];
FaultStart: lu ← (RXPPB) and (3000c), at[120]; *test R & CS parity
goto[RCSErr, ALU#0], lu ← (RXPPB) and (400c); *test momory error
goto[MC12Err, ALU#0], lu ← (RXPPB) and (4000c); *test stack ovf
goto[TryBP, ALU#0].

StkEr: FFAULT, dblgoto[MC1NotifyEmulator, Crash,RODD], T ← StkCrash; *can emulator take fault?
RCSErr: T ← RCSCrash, goto[Crash];
TryBP: T ← BPCrash, goto[Crash];
  *Get here with error code in T. If Midas is present, breakpoint. Otherwise, put
*the code into the maintenance panel and halt.
Crash: lu \( \) ldf[FFAULT,1,1];
goto[Midas,ALU#0],PipeReg5 \( \) (lsh[PipeReg5,10]) or (T); *save error code in right half of PipeReg5
RTMP \( \) CrashOffset;
The (ATM) \( \) (T) \( \) - 112 \( \) CrashOffset;
                                     RTMP + CrashOffset;

T \leftarrow (RTMP) + (T), call[PNIP]; *add offset to fault code and then display it
                                      gotoř.];
                                 lu ← ldf[RXPPB,4,4]; * test parity register
RTMP ← 177400c, skip[alu#0]; *Notify Midas at /510b or 7512b
RTMP ← (RTMP) OR (110C), goto[MidasNotify]; *Go overlay 'Break'
RTMP ← (RTMP) OR (112C); *Go overlay 'MidasFault'
  Midas:
  MidasNotify:
APC&APCTASK ← RTMP;
                                     RETURN:
  MC12Err:
                                    Stkp ← RXSTK; * not stack error, restore pointer
ReadPipe[PipeReg]; *get ∧ pipe
Dispatch[PipeReg,4,2]; *dispatch on H4pe, MapBnd
Dispatch[PipeReg,0,2], Disp[NoH4BndEr]; *dispatch on MC2ErA', MC2ErB'
 NoH4BndEr: Disp[MC2ErAB], lu \leftarrow (PipeReg) and (2000oc), AT[H4disp,0]; *test MC1ErA' bit BndEr: T \leftarrow MOBCrash, goto[Crash], AT[H4disp,1]; *MOB error only H4Er: T \leftarrow H4PECrash, goto[Crash], AT[H4disp,2]; *H4PE only H4BndEr: T \leftarrow MOB&H4PECrash, goto[Crash], AT[H4Disp,3]; *H4PE & MOB
MC2ErAB: T \( \times \t
```

```
* As an interim approximation to error logging, MC2 errors occuring
* on a page with LogSE set will store the pipe data * syndrome at
* VM 710 and resume.

MC2Er: PipeReg & (rhmask[PipeReg]) or (T);

* ResotMemErrs, T & PipeReg5; *single error problem

ResetMemErrs, FFault, goto[MC2ErRet, r<0];

LU & LDF[PipeReg5, 10,1]; * getting the flag bit

* RIMP & 377c, goto[MC2Log, NoH2Bit8]; * test (inverted) LogSE

RTMP & 377c, goto[MC2Log, alu=0]; * test (inverted) LogSE

T & MC2Crash, goto[Crash];
MC2ErRet:
                   retura:
* RTMP + 377c will be used as odd base register. Since there is
* no overflow and RTMP[0:7]=0 all will work correctly.

MC2Log: T + 311c;  * 311+377 = 710

PStore4[RTMP, PipeReg];
 T + 315c;  * 315+377 = 714
                    PStore2[RTMP, PipcReg4], goto[T17Restore];
MCINEX: APC&APCTask & RTMP;

SALUF & T, return; *save the crash code in saluf, so that the emulator can use it
T17Restore: RXCTask \leftarrow (RXCTask) xnor (17000c), AT[204]; *complement CIA T \leftarrow 1df[RXCTask, 4, 4]; *page bits 1u \leftarrow (1df[RXPB, 0, 4]) xor (T); *compare with saved page registor goto[LoadPageEror, ALU^{\prime}0], T \leftarrow 1sh[RXALU, 4]; *result registor APC&APCTask \leftarrow RXCTask;
                   RETURN, RESTORE, A \leftarrow RXAPC, 1u \leftarrow T; *back to faulted task
LoadPageError: T ← LPCrash, goto[Crash];
SetTask[0];
NotifyBack: RTEMP ← (RTEMP) or (170000C);
APC&APCTask ← RTEMP, goto[PFExit];
PFExit: return:
EmNotifyA: usectask, xBuf \leftarrow T, AT[200]; *save the emulator's T in xBuf T \leftarrow APC&APCTask, call[PFExit]; *save emulator's TPC in T, and task switch
                  PF handling starts here if the emulator was interrupted. Note that if the emulator was NOT interrupted, then the fault cannot have come from buffer refill. Since control entered here, the emulator's PC (complemented) is in MNDR.
PFEntryA:
                   xBuf1 ← T, loadpage[FaultPage1];
gotop[PFEntryAx];
EmNotifyB:
                   usectask, xBuf & T, AT[202];
T & APC&APCTask;
                   RTEMP 

204c, call[NotifyBack]; *Prepare to notify back to task 17, location T17Restore
* PF handling starts here if non-emulator was interrupted.
PFEntryB: xBuf1 ← T, loadpage[FaultPage1];
gotop[PFEntryBx];
                   OnPage[FaultPage1];
PFEntryAx:
                   ...
T ← NStkCrash, Call[CheckStackTrap];
lu ← ldf[xBuf2,4,4], goto[CheckBufferRefill];
\label{eq:pfinite} \begin{array}{ll} PFEntryBx: & & T \leftarrow NStkCrash, \ Call[CheckStackTrap]; \\ & goto[CMSt1], \ Dispatch[MemStat, 15, 3]; \ *cannot be buffer refill trap \end{array}
CheckStackTrap: lu ← (SALUF) xor (T);

I ← MNBR, goto[StackErrorz, ALU=0]; *set up to test page bits of emulator's PC

xBuf2 ← (ZERO) xnor (T); *complement value

xBuf2 ← (xBuf2) and not (170000c), return;

*We have a stack error. Cause the trap immediately. Set Stkp back to beginning of last
*instruction. Let the PC fall where it may.
                  rorz:
1u < (GetRSpec[103])-(1shift[11,10]c); *test SStkp for 9 or more
T < SStkp, skip[nocarry];
RTEMP < 10c, goto[.+2];
RTEMP < T;
Stkp < RTEMP;
                   loadpage[7];
T ← sStackError, gotop[kfcr];
*At this point, xBuf contains the emulator's T at the time of the fault, *xBuf1 contains the emulator's TPC, and xBuf2 contains the PC of the *aborted instruction. The major problem with faults is to determine the *PC to store in the frame, and whether to continue the instruction, or *cause the trap immediately. The cases are:
*1) The fault was caused by a NextInst (PC is on page 0, TPC points to
```

```
*a NextInst). We set IBUF to -1, PCF to 0, and send control back to *the NextInst. This will cause the faulted instruction to be completed, *and control will go to opcode 377, which will cause the trap with *PC = 2*PCB + PCX -1.
 *2) The fault was due to a NextData in the first microinstruction of *a bytecode (TPC = 01xxxxxxxx01). The trap is started immediately, with *PC = 2*PCB - 1 (The NextData was trying to get an operand from location *0 of the buffer, so the opcode is at location 7 of the previous buffer, *but PCB was incremented by 8 bytes before the fault was discovered).
  *3) The fault was detected on page 6 and was due to a Pfetch4. Thi
*a jump instruction buffer refill. We proceed as in case 1 without
  *sotting PCF.
      i) The fault was due to an Xfer buffer refill (MemStat[13:15] =
 *XforFixup). This is handled just like a jump.
 *5) The fault occured during the early phases of Xfer. We want to back *out and redo the instruction, but CODE may have changed and we need it *to compute the PC to save. Call Loadge to reload from the current LOCAL.
 *If none of these situations hold, the PC is (PCB*2) + q, where q = if *(PCF>=PCX) then PCX-1 else PCX-9 (if PCF<PCX, then the buffer was refilled between the NextInst and the fault, and PCB has been advanced by 8 bytes). In the normal case, the trap is started using this PC, and it is not necessary to unwind the instruction. If any special unwinding is necessary, it is indicated by a value in MemStat[13:15].
CheckBufferRefill:

T ← 6c, goto[CameFromPage0,ALU=0]; *test for emulator page 0 fault
lu ← (ldf[xBuf2,4,4]) xor (T);
T ← (GETRSPEC[103]) xor (377c), goto[CheckMemStat,ALU#0]; *get ready to save stackpointer
*We came from page 6. If the operation was PFetch4, this is a jump buffer refill

IBuf3 ← pPipeReg2: *IBuf3 is a guaranteed free temporary

Stkp ← IBuf3, IBuf3 ← T, task; *now pointing at the operation

T ← 11c; *not 6 (PFetch4)
lu ← (ldf[Stack,14,4]) xor (T);

Stkp ← IBuf3, db]goto[CMSt2,ContinueInterruptedBytecode,ALU#0];
*We have a PFetch4 from Page 6, i.e. JumpCity. We continue the jump after filling IBuf with -1's, *and eventually get to opcode 377.
 CheckBufferRefill:
xBuf2 ← T; * xBuf2 now contains TPC instead of aborted PC T ← Oc; *Does TPC point to a NextInst?

APC&APCTask ← xBuf2;

Readfc.
 CBR1:
                       ReadCS;
ReadCS;
CSDATA, goto[CMSt0.Rodd];
PCF \( RZERO; \) *PCF \( \cdot 0 \)
ContinueInterruptedBytecode: T \( \cdot xBuf; \) *xBuf2 points to place to resume the bytecode
CIB1: IBuf \( \cdot (Zero) - 1; \)
IBuf \( (Zero) - 1; \)
IBuf \( \cdot (Zero) - 1; \)
IBuf \( \cdot (Zero) - 1; \)
IBuf \( \cdot (Zero) - 1; \)
APC&APCTask \( \cdot xBuf2, \) goto[PFExit1]; *Return to the NextInst
 SET[FixDisp,ADD[LSHIFT[FaultPage1, 10], 100]];
 CMSt2: Dispatch[MemStat,15,3], goto[CMSt1];
CMSt0: Dispatch[MemStat,15,3], goto[CMSt1];
CheckMemStat: Dispatch[MemStat,15,3];
CMSt1: Disp[FixPCOnly];
                                          T ← xBuf, goto[CIB1],AT[FixDisp,1];
  FixXfer:
 FixBLTL: T ← SStkp,A<sub>1</sub>,...

RTEMP ← (T), task;

RTEMP ← (RTEMP) - (4c);

Stkp ← RTEMP;

T ← xBuf,Call[BumpGlorp];
                                        T ← SStkp,AT[FixDisp,2];
                                                                                                                               * prepare for fixup relative to saved stkp
                                                                                                          * source + T
                      Stack + (Stack)+1;  * count + 1
Stack&+1, Call[BumpGlorp];  * dest + T
T + (PCXReg) - 1, gote[FPCOx];  * one byte inst cannot have refilled buffer
                      rp: Stack ← (Stack)+(T);
Stack&+1,skip[NoCarry];
Stack ← (Stack)+1,return;
```

PFExit1:

return;

```
FixBlt: T + (SStkp) - 1, AT[FixDisp,3]; * prepare for fixup relative to saved stkp

RIEMP + pPipeReg2, task;

Stkp + RIEMP, RIEMP + f; *Stack points at operation, RIEMP points to count word

* Operation (complemented) is low order four bits of Stack

* We know the op was either Pfctch1 (type = 4) or Pstore1 (type = 10b)

I + Idf[Stack,15,1]; * we test Stack[13]; 0-2 * fetch, 1-2 * store

Stkp + RIEMP, lu + T; * point to count, test result to alu

Stack + (Stack) + 1, skip[alu # 0]; * count + 1; now test fetch/store

I + (PCXReg) - 1, goto[FPCOX]; * fetch; done with fixup

Stack&-1, call[DecGlorp]; * source - 1

Stack&-2, call[DecGlorp]; * source - 1

I + (PCXReg) - 1, goto[FPCOX];

PCB + (PCReg) - 1, AT[FixDisp,0]; *normal PC fixup

FixPCOnly: T + (PCXReg) - 1,AT[FixDisp,0]; *normal PC fixup

FPCOx: RIEMP + T, skip[alu>=0];

PCB + (PCB) - (Ac); * PCX was 0, inst started in provious quadword

lu + (PCFReg) - (T); *test for PCX large, PCF small

PCF + RIEMP, skip[alu>=0]; *PCF is always PCX-1, only PCB is in doubt

PCB + (PCB) - (4c);

*Here PCB,PCF is correct pc to save for trap. It will be done through KFCB.

StartMemTrap: T + Stkp, at[StartMemTrapLoc];

SMIrpx: RIEMP + pPipeReg, task; *Point stkp to pipe registers

Stkp + RIEMP, RIEMP + T;

MomStat + Normal;

I + (Stack&+1) and (177c); *low 7 bits of VPage

I + (1sh[Stack&+1,7]) or (T); *high 7 bits of VPage

XfOTPReg + (zoro) or not (T);

XfOTPReg - (
```

```
**ITLE[GlobalDefs];

** Last Modified by Chang on October 10, 1979 7:29 PM, revised RDC & XW-codes

** Modified by Chang on September 17, 1979 5:36 PM, New RDC-codes

** Modified by Chang on September 7, 1979 4:27 PM, clean page 2

** Modified by Chang on August 23, 1979 2:42 PM, move Timer's regs & CSB

** Modified by Chang on August 13, 1979 3:03 PM, RDC Integration

** Modified by Chang on August 2, 1979 2:09 PM, Change XW-Tasks numbers

** Modified by Chang on July 6, 1979 6:07 PM, Two XWires

** Modified by Johnsson on June 15, 1979 3:18 PM, add Kernel registers (new Midas)

**Modified by Chang on May 27, 1979 4:41 PM, for Overlay booting (midas)

**Modified by Johnsson on May 14, 1979 8:53 AM

**Modified by Chang on May 10, 1979 8:27 AM

**Modified by Sandman on May 8, 1979 11:58 AM

**Modified by Johnsson on May 7, 1979 3:06 PM
 TITLE[GlobalDefs];
 IDF@[MidasBoot, , Set[MidasBoot,0]];
IDF@[XWire, , Set[XWire,0]];
*Task Numbers
Sct[EOtask, 12]; *Ethernet Output -- DO mode
Set[EItask, 13]; *Ethernet Input -- DO mode
Sct[EOtask, 16]; *Ethernet Output -- DO mode
Sct[EOtask, 26]; *Ethernet Input -- DO mode (second board only)
Sct[Dtask, 10]; *IRDC
*MC[RdcTask, 11]; *SA4000, implies a set[RdcTask!, 11];
Sct[RdcTask, 11];
Sct[RdcTask, 14]; *IUTFP
Sct[Task, 16];
Sct[RFTask, 16]; *RS232 frame task
Sct[RBfask, 5]; *RS232 bit task
                                                  ***** CSB Assignments
 Set[XOStartCSB, 177640];
Set[XIStartCSB, 177660];
Set[XOStartCSB2, 177540];
Set[XIStartCSB2, 177500];
Set[RS232CSBLoc,177500];
Set[RDCCSBValue, 177620];
                                                                                           * Output CSB (board 1)
* Input CSB (board 1)
* Output CSB (board 2)
* Input CSB (board 2)
                                                                                            * CSB location
                                                                                            * RDC CSB
 *Page Assignments
Set[InitPage,16];
Set[InitPage, 10];
Set[InitPage2,1];
Set[LoadCSPage,1];
Set[TimerPage,0];
Set[TimerinitPage1,2]
 Set[TimerinitPage2,2];
Set[EtherInitPage, 2];
Set[EtherInInitLoc,Add[Lshift[EtherInitPage, 10], 210]]; *Ethernet initialization
Set[EtherOutInitLoc,Add[Lshift[EtherInitPage, 10], 212]]; *Ethernet initialization
* --> (2nd board only)
Set[EtherInitPage2,2];
                       Set[EtherInInitLoc2,Add[Lshift[EtherInitPage,10],214]]; *2nd Ethernet initialization Set[EtherOutInitLoc2,Add[Lshift[EtherInitPage,10],216]]; *2nd Ethernet initialization
Set[EtherOutInitLoc2,Add[Lshift[EtherInitP.
Set[EEPage,3]; *Ethernot microcode
Sct[EOPage,3];
Set[FIPage,3];
Set[KeyPage,17]; *Keyboard translation table
Set[KeyPage,17]; *Koyboard translation table
MC[KeyTable,add[lshift[keypage,10],140]];
MC[KeyTableH, and@[keytable,7400]];
MC[KeyTableL, and@[keytable,377]];
 Set[opPage0,4]; *These cannot move easily, since the hardware forces the first instruction \\ \underline{Set[opPage1,5]}; *of each bytecode to start at 2001 + (4 * opcode)
 Set[opPage2,6];
Set[opPage3,7];
Set[MulDivPage,4];
 Set[LRJPage, 0];
Set[ClrDvPage, 4];
 Set[FaultPage1, 14];
Set[DRPAGE,10]; *Disk microcde
Set[DRPAGE2,11]; *More disk microcode
set[bbp1, 11]; *bitblt page 1
Set[uiUTFPPage,12]; *Display microcode
Set[neDage, 12]; *Display microcode
 Set[nePage,1];
Set[RdcPage, 13]; * SA4000 main task
  ************** page-assignment for RDC
set[bbp2,
                                             14];
                                                                     *bitblt page 2
 Set[xfPage1,15];
SET[prPage, 16];
 Set[DBootDoneLoc, Add[Ishift[InitPage1, 10], 375]];
```

```
Set[KfCRLoc,Add[1shift[oppage3,10],76]];
Set[P7TailLoc,Add[1shift[oppage3,10],27]];
Set[LoadGCLoc,Add[1shift[xfPage1,10],300]];
Setf[NooksipLoc,Add[1shift[InPage,10],273]];
Set[InitEndLoc,Add[1shift[ImerPage,10],20]];
Set[EEStartLoc,Add[1shift[EEPage,10],105]];
Set[SetTertMemTrapLoc,Add[1shift[FaultPage,1,10],16]];
Set[PNIPBase,Add[1shift[TimerPage,10],156]];
 * Pilot high resolution clock
SetTask[fTask];
RV[ClockLo, 50];
RV[ClockHi, 51];
 * The following 5 definitions MUST MATCH THOSE IN RS232C MICROCODE!!!

* Also, code depends on RINotify value being zero!

MC[RINotify,0]; * Input bit notify least sig. byte address

MC[RONotify,1]; * Output bit notify least sig. byte address

MC[RPNotify,2]; * Poller notify least sig. byte address
 RV[EONotify, 40]; * Register containing notify value for Ethernet RV[EONotify2, 44]; * Register containing notify value for 2nd Ethernet RV[RFNotify, 46]; * Register containing frame notify values RV[RXNotify, 47]; * Register containing bit notify values * End of RS232 definitions
                                                                      *Image of RS232 hardware register
 RV[RSImage, 42];
  * Kernel registers
* Kernel registers
SetTask[17];
RV[RXALU,76]; *ALU result and SALUF
RV[RXAPC,75]; *APCTask&APC
RV[RXCTASK,74]; *CTASK.NCIA
RV[RXPB,73]; *Page,Parity,BootReason
RV[RXSIK,72]; *Stackpointer
RV[RIMP,71]; *temporary
RV[FRult, 66]; *Flags tell what to do with fault
MC[FFaultAdd, 366]; *Address of FFault
SotTask[0];
*Register definitions for Nova and Mesa emulator
*The Mesa Stack. These locations cannot move, since the hardware does overflow checking on
*those registers.
RV[Stack0, 1];
RV[Stack1, 2];
RV[Stack2, 3];
RV[Stack4, 5];
RV[Stack4, 5];
RV[Stack5, 6];
RV[Stack5, 6];
RV[Stack6, 7];
RV[Stack7, 10];
 * Registers used to hold constants RV[R400,15]; *constant 400 RV[A110nes,16]; * ^{-1} RV[RZero,17]; *0
*Nova central registers
RV[ACO,20]; *Quadword block for ACO-3
MC[bACO,20]; *R address of ACO
RV[AC1,21];
RV[AC2,22];
RV[AC3,23];
RV[CARRY,24]; *Nova carry bit in bit 15d
RV[MW 25]:
 RV[NWW,25];
MC[pNWW,25]; *pointer to NWW
  *Base registors
 RV[Nova,26]; *Base of Nova address space RV[Novah,27];
 RV[PCB,30]; *PC base register pair
RV[PCBh,31];
 RV[PC, 30];
RV[PChi, 31];
 {\rm RV[DMA,32]}; *temporary base register used by CONVERT {\rm RV[DMAh,33]};
 {\rm RV[SMA,34]}; *temporary base register used by CONVERT {\rm RV[SMAh,35]};
 RV[MDS, 36];
RV[MDShi, 37];
 RV[GLOBAL, 54];
RV[GLOBALhi, 55];
RV[xfMY, 56];
RV[xfMX, 57];
                                                                       * must be quad aligned
                                                                       * must be GLOBAL + 2
 RV[LPdest, 56];
RV[LPdesthi, 57];
                                                                       * Long BLT
 RV[CODE, 60];
RV[CODEhi, 61];
 RV[LOCAL, 64];
RV[LOCALhi, 65];
```

```
RV[LP,66]; *long pointer base pair
RV[LPhi,67];
   RV[PBase, 26]; * PSB base register RV[PBasehi, 27];
   RV[Queue1,44]; * Queue base register for process machinery RV[Queue1hi, 45]; RV[Queue2, 46]; * Queue base register for process machinery; RV[Queue2hi, 47];
   *Buffers

RV[IBUF,40]; *4 word instruction buffer (RM 40-43)

RV[IBuf1, 41];

RV[IBuf2, 42];

RV[IBuf3, 43];
  RV[xBuf,44]; *Quadword temporary buffer (RM 44 - 47)
MC[pxBuf,44]; *pointer to xBuf
RV[xBuf1, 45];
RV[xBuf2, 46];
RV[xBuf3, 47];
   *fime registers for process timeout; RV[CurrentTime, 62]; RV[fickCount, 63];
*Other
RV[xffsi, 32];
RV[xfflink, 33];
RV[xfflink, 35];
RV[xfflink, 50];
RV[memStat, 50];
RV[RCHN, 51];
Rused by MUL and DIV
RV[xfframe, 51];
RV[RTEMP, 52];
RV[RTEMP, 52];
RV[RTEMP, 53];
RV[RTEMP, 53];
RV[RTEMP, 53];
RV[ROSUIT, 53];
RV[more test
RV[xnXIII, 54];
RV[xnXIII, 56];
RV[xnXIII, 56];
RV[W], 56];
RV[W, 56];
     *Other
  RV[XMXII,50]; *Comporary used by Convent.
RV[WW,56];
RV[ACTIVE,57]; *must be WW+1
RV[XnDost,57]; *temporary used by CONVERT
RV[XBI,57]; *register used as temporary when initializing DB as an index into xBuf
RV[XfBrkByte, 74];
 *Process registers
*PV[Process, 73];
RV[MQ, 66];
RV[PRF1ags, 71];
RV[QTemp, 12];
RV[QTemphi, 13];
RV[QTemphi, 13];
RV[RTemp, 12];
RV[RTemp, 12];
RV[ITemp, 12];
RV[ITempl, 13];
RV[Itempl, 13];
RV[Intlove, 14];
RV[Intlove, 57];
RV[EMLink, 10];
 *bitblt_registers
   rv[bbDEST,
rv[bbRTEMs1x,
                                                                                                           44]; *Quad-word buffer coincident with xBuf
                                                                                                         44];
45];*paired with bbRTEMslx
   rv[bbRTEMsty,
rv[bbRTEMdlx,
                                                                                                          47]; *paired with bbRTEMdlx
    rv[bbRTEMdty,
    rv[bbSOURCE.
                                                                                                          701: *Ouad-word buffer
   rv[bbSrcQAddrLo,
rv[bbSrcQAddrHi,
                                                                                                          32]; *map base reg
33]; *paired with bbSrcQAddrLo
   rv[bbDestQAddrLo,
rv[bbDestQAddrHi,
                                                                                                          56];*map base reg
57];*paired with bbDestQAddrLo
    rv[bbSBCA,
    rv[bbGRY,
                                                                                                          4];
5];*paired with bbSBCA
    rv[bbSBMR,
     rvFbbDBCA.
                                                                                                         6];
7];*paired with bbDBCA
    rv[bbGrayCnt,
     rv[bbDBMR,
```

```
rv[bbMinusItemWidth, 66];
rv[bbItemWidth, 66];
rv[bbItemsRemainingMinus2,67];*paired with bbItemWidth
rv[bbItemsRemainingMinus1,67];
rv[bbItemsRemaining, 67];
 *registers which need not be paired ry[bbSrcStartBitLo, 12]; rv[bbSrcStartBitHi, 13]; rv[bbDestStartBitLo, 14];
  rv[bbDestStartBitHi,
                                                                         20]; *coincident with ACO
                                                                        24];
24];
51];
53];
  rv{bbMinusSDNonOverlap,
 rv[bbSDNonOverlap,
rv[bbMinusBitsRemaining,
rv[bbMinusNumBitsTran,
                                                                                      *coincident with CARRY
  rv[bbFunction,
 RV[xCNT,52];
RV[DevIndex,62];
 *Constants
 MC[IntPendingBit, 10];
 MC[xfAV, 1000];
MC[xfSDOffset, 100];
MC[xfGFT, 1400];
MC[Normal, 0]; * 7
MC[FreeFrame, 10];
MC[EarlyXfer, 4];
MC[BltFixup, 3];
MC[BltLFixup, 2];
MC[XforFixup, 1];
                                            * Things in MemStat
 *Frame formats
MC[xfPcOffset, 1];  * in L
NC[xfRetLinkOffset, 2]; * in L
MC[LocalZeroOffset, 4]; * in L
MC[xfGfiOffset, 0];  * in G
MC[GlobalZeroOffset, 3];
                                                                                         * in G
  *StateVector format
 MC[StkPOffset, 10];
MC[DestOffset, 11];
MC[SourceOffset, 12];
*SD indicles
MC[sStackError, 2];
MC[sWakeupError, 3];
MC[sWortrap, 4];
MC[sUnimplemented,5];
MC[sControlFault, 7];
MC[sControlFault, 7];
MC[sCopage ault, 11];
MC[sPage fault, 11];
MC[sWriteProtect, 12];
MC[sUnbound, 13];
MC[sZeroDivisor, 14];
MC[sDivideCheck, 15];
MC[sDivideCheck, 15];
MC[sPointerror, 16];
MC[sPoortestrap, 17];
MC[sBoundsfault, 20];
MC[sPointerfault, 21];
  *SD indicies
 MC[FirstProcess, 75];
MC[LastProcess, 76];
MC[FirstStateVoctor, 77];
 MC[CurrentPSB, 21];
MC[ReadyQ, 22];
MC[CurrentState, 23];
MC[ReadyQhi, 1];
MC[IntStopPC,26];
MC[StopStopPC,26];
MC[MEStopPC,27];
MC[MMDStopPC,30];
MC[MREStopPC,31];
MC[MXWStopPC,32];
MC[MTPSTopPC,33];
MC[MTPSTopPC,33];
MC[MTPSTopPC,34];
MC[BCASTStopPC,34];
MC[REQUEUEStopPC,35];
                                                                    *Nova entry point constants
 * RS232 SIO address constants
Set[RS232SIOLoc, add[LShift[EEPage,10], 370]];
 %
********** move the followings to DOLang.mc
*If mode not defined, make it Pilot
IDF@[AltoMode,,SET[AltoMode, 0]];
 *This statement defines comments *// is Alto and *= is Pilot IFE@[AltoMode,0,COMCHAR@[#],COMCHAR@[=]];
 *Print Message telling Mode IFE@[AltoMode, 0, ER@[Pilot. 3. 0. Microcode], ER@[AltoMode, 0, ER@[Pilot. 3. 0. Microcode]];
```

End;

```
BUILTIN[insert,24];
  insert[d0lang];
NOMIDASINIT;
  LANGVERSION:
  MULTDIB;
  insert[GlobalDefs]; *task and page assignments
  TITLE [Initialization]:
*last edit by Chang, October 11, 1979 10:03 AM, revised RDC & XW-codes * edit by Johnsson, October 9, 1979 4:06 PM, AR 1829 - PNIP * edit by Kennedy, October 3, 1079 9:22 AM, Update MP Codes * edit by Chang, September 12, 1979 2:13 PM RDC in ALTO-mode * edit by Chang, September 12, 1979 2:13 PM RDC in ALTO-mode * edit by Chang, August 22, 1979 1:29 PM move Timer's regs * edit by Chang, August 17, 1979 8:42 AM RDC Integration * edit by Chang, August 2, 1979 3:53 PM Add 2nd EtherBoard * edit by Johnsson, June 13, 1979 4:53 PM new FFault register *edit by Johnsson, May 16, 1979 3:27 PM, PNIP fix * edit by Chang, May 10, 1979 8:31 AM, add new Ethernet ID * edit by Sandman, April 6, 1979 3:50 PM
  *Modified March 6, 1979 by CPT. Added fault handling
  IMRESERVE[0,0,100];
 * IFE@[InitPage,1, IMRESERVE[0,100,17], IMRESERVE[1,0,100]]; IMRESERVE[1,0,100]; IMRESERVE[2,0,100];
  IMRESERVE[17,377,1];
 *Registers for IMAP RV[xmad0,22]; *base register RV[xmad1,23];
 rv[xmad1,23];
RV[xmbuf0,24]; *quadword buffer for XMap and PFetch4
RV[rbuf0,24];
RV[xmbuf1,25];
RV[rbuf1,25];
  rv[xmbuf2,26];
RV[rbuf2,26];
 RV[xmbuf3,27];
RV[rbuf3,27];
 RV[wbuf0,30]; *quadword buffer for PStore4 RV[wbuf1,31];
 RV[wbuf1,31];
RV[wbuf2,32];
RV[wbuf3,33];
RV[rlink0,34]; *subroutine return link
RV[MapEntry,35]; *current map location
RV[ZPage,35]; *page being cleared
RV[RealPage,36]; *current real storage page
RV[ZWord,36];
RV[ZWord,36];
RV[ZGount,37]; *count of available real pages in system
RV[CompFlag,40];
RV[BootType,0]; * even => hard boot, odd => soft boot
*Registers for other sections of initialization RV[xCNT,20]; *used everywhere RV[DevIndex,21]; *used in DeviceInit MC[pDX,21]; *pointer to DevIndex RV[contemp,22]; *used in DeviceInit RV[assigned,23]; *used in DeviceInit RV[initpc,24]; *used in DeviceInit RV[initpc,24]; *used in DiskBoot RV[initr1,41]; *used in DiskBoot RV[initr2,42]; *used in DiskBoot RV[initr3,43]; *used in DiskBoot RV[initr3,43]; *used in DiskBoot RV[ErrorCnt,44]; *used in DiskBoot RV[ErrorCnt,44]; *used in DiskBoot RV[ErrorCountx,45]; *used in DiskBoot
 * MC[tmr38conreg,324]; *RM 324 holds 38usec timer restart constant MC[tmr38conreg,354]; *RM 354 holds 38usec timer restart constant
*Maintenance Panel Normal Operation Codes: MC[StartMapInit,1274]; *700d MC[StartDeviceInit,1306]; *710d MC[StartDiskBoot,1320]; *720d
 MC[StartDiskBoot,1320]; *720d
MC[SystemRunning,1476]; *830d
   *Maintenance Panel Failure Codes:
 MC[NotEnoughMemory,1275]; *701d
MC[BadMap,1276]; *702d
MC[NoDiskStatus,1321]; *721d
 MC[BadBoot,1322]; *722d
 SETTASK[0];
  MC[NextDiskAddr,237];
 RV[BootbiskAddr,37];
RV[BootbiskAddr,37];
SET[InitBase,1shift[InitPage,10]];
SET[HardStart, ADD[InitBase,1]];
SET[SoftStart, ADD[InitBase,2]];
MC[InitLoc,InitBase];
```

SET[Qloc,ADD[InitBase,5]];
MC[QxL,AND@[Qloc,377]];
MC[QxH,OR@[150000,AND@[Qloc,7400]]];

SET[QretLoc,Add[InitBase,7]];

```
MC[QRetL,AND@[QretLoc,377]];
MC[QretH,AND@[QretLoc,7400]];
  ONPAGE[InitPage]; *Hachine initialization begins here
  START: xCNT+InitLoc, at[HardStart]; *send control to "Qtask" in task 0 apc&apctask+xCNT, goto[initRET];
  SoftBoot:
                            BootType + 1c, goto[RegInit1], at[SoftStart]; * This is a soft boot;
 Qtask: xCNT ← QxL, AT[InitBase]; *Quiesce tasks 15b = 1
xCNT ← (xCNT) or (QxH);
DevIndex ← pDX;
stkp ← DevIndex;
                          DevIndex + QRetL;
DevIndex + QRetL;
DevIndex + (DevIndex) or (QRetH);
APC&APCTASK + xCNT;
: return; *goes to Qx
  Qloop: initRET:
       APC&APCTASK & stack,call[initRET], AT[0loc]; *Notify comes here. Leave task's FPC pointing at Qxy.xy: goto[initRET]; *must spend two instructions in the task
  Qxy:
                          lu \leftarrow ldf[xCNT,0,3], AT[QretLoc]; *xCNT points to this location xCNT \leftarrow (xCNT) - (10000C), dblgoto[ZapDevices,Qloop,ALU=0];
  Oret:
  ZapDevices:
                           MootType ← Oc; * This is a hard boot f ← 177400C; xCNT ← Oc; OUTCUITE COUT.
 ZapDloop: OUTPUT[xCNT]; *send a 0 to all registers of all devices, hopefully quiescing them T \leftarrow (zero) + (T) + 1;
                            dblgoto[ZapDloop, DoMap, ALU<0];
 *The following section tests the map as a memory, then determines the *amount of real storage in the system and sets up the first *N map entries to point to this storage (remaining map entries *are initialized to VACANT), then clears storage. DoMap: loadpage[0]; f \leftarrow StartMapInit, CallP[PNIP];
IMAP: Comptay \ \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( 
                          CompFlag ← (zero)-1.goto[imCompx];
                           imCompx:
                            goto[im\Lambdaloop], MapEntry \leftarrow T \leftarrow 140000C;
                           RealPage ← (10000C); *max real page +1
MapEntry ← 140000C; *carries beyond max VM cause ALUCY
PageCount ← OC;
rlink0 ← FFaultAdd; *location in fault handler
                            stkp < rlink0;
  *fill first quadword of each real page with its page number and some constants. *go through real memory backwards so that hole in 96k modules will not *screw up non-hole banks.
                           wbuf1 \leftarrow 326C; *random constant wbuf2 \leftarrow 134000C; wbuf3 \leftarrow (zero);
  imFloop:
                            RealPage \leftarrow T \leftarrow (RealPage)-1;

xmbuf0 \leftarrow T, goto[.+2,ALU>=0];

T \leftarrow RealPage \leftarrow 170000C, goto[imTloop];
                           wbuf0 \( T; \)
call[imWriteMap];
PStoro4[xmad0,wbuf0,0], goto[imFloop];
  *during this phase, we sweep upward through real storage and the map, and *use any real pages discovered.
  imTloop:
  xmbuf0 ← T;
xmbuf0 ← (xmbuf0) and not (170000C), call[imWriteMap]; *set base reg to point to MapEntry,
*set MapEntry to point to RealPage. Set all map flags off.
                            call[.+2], stack + (Stack) or (100000c);
                                                                                                                                                                                       *turn on fault handler
  imFault:
                           goto[imPageBad], stack ← (Stack) and not (100000c); *get here on a fault - turn off fault handler PFotch4[xmad0,rbuf0,0]; *fetch. Will cause fault if page is bad

T ← rbuf0;

lu ← (ldf[RealPage,4,14]) xor (T);
goto[.+2, ALU = 0], stack ← (Stack) and not (100000c); *turn off fault handler
goto[imPageBad]; *page number didn't compare

T ← (rbuf1) xor (326C); *a final check against constants
```

```
rbuf2 ← (rbuf2) xor (134000C);
T ← (rbuf2) or (T);
T ← (rbuf3) or (T);
dblgoto[imPageGood, imPageBad, ALU=0];
  ImPageGood:

MapEntry ← (MapEntry) + 1;

PageCount ← (PageCount) + 1;

imPageBad: T ← RealPage ← (RealPage) + 1;

goto[imTloop, nocarry]; *done with all of real memory?

wbufl ← 0C; *clear wbufl in preparation for core zap.
 wbuf1 + OC; Poss. ImmarkVacant:
xmbuf0 + 60000C; *page vacant
Call[imWriteMap];
MapEntry + (MapEntry) + 1;
T + PageCount, goto[imMarkVacant, nocarry]; *done with all map entries?
 imCoreZap:
wbuf3 ← OC;
wbuf2 ← Oc;
Zpage ← T;
imZapLoop:
    ZPage ← (ZPage) -1;
    T ← Ihmask[ZPage], goto[imDone, ALU<0];
    xmad1 ← T; *set up a base register for the page
    T ← Ish[Zpage, 10];
    xmad0 ← T;
    ZWord ← 400C, call[imZPloop];</pre>
 imZPloop:
Zword ← T ← (Zword) - (4C);
goto[imZapLoop, ALU<0];
PStore4[xmad0, wbuf0], return;
   imDone:
                          lu \leftarrow (PageCount) -(400c); *don't try to run with less than 64K T \leftarrow MotEnoughMemory, goto[InitFail, ALU<0]; goto[RegInit1];
 InitFail:
loadpage[0];
callp[PNIP];
goto[START];
 *SUBROUTINE imWriteMap writes the data in xmbuf0
*into map location MapEntry
imWriteMap:

    T ← (MapEntry) and not (140000C);
    xmad1 ← T;
    xmad1 ← (xmad1) and not (377C);
    T ← lsh[MapEntry, 10];
    xmad0 ← T;
    YmapEntry (xmad0) xmbuff0 0.01;
                            Xmap[xmad0,xmbuf0,0];
xmbuf0 ← xmbuf0, return; *interlock
 *SUBROUTINE imReadMap reads one entry from MapEntry
*into rbuf0, then compares it with (MapEntry xor CompFlag)
imReadMap:

xmbuf0 \( \cdot \), usectask;

T \( \cdot \text{apc&apctask};
\)
rlink0 \( \cdot \), call[imWriteMap];

T \( \cdot \) lsn[xmbuf3, 10]; *flags, card, blk.0 bits

rbuf0 \( \cdot \);

T \( \cdot (\cdot \text{xmbuf1}) \) and (377C);

rbuf0 \( \cdot (\cdot \text{cbuf0}) \) xor (T);

T \( \cdot (\cdot \text{xmbuf1}) \) and (377C);

rbuf0 \( \cdot (\cdot \text{cbuf0}) \) xor (T);

T \( \cdot (\cdot \text{xmbuf1}) \) xor (T);

1u \( \cdot (\cdot \text{cbuf0}) \) xnor (T); *note, Map data is complemented, so we xnor goto[imGoodEntry, Al.U=0];

imBadMap:
  imGoodEntry:
                           apc&apctask < rlink0, goto[initRET];
```

```
*We have initialized the map and memory. Before initializing and
*starting devices, set up the R memory locations that
*must be valid.

RegInit1:

Nova ← zero;
Novah ← zero;
DMAh ← zero;
PA400 ← (400c);
Allones ← (zero)-1;
RZero ← zero;
XCNT ← NextDiskAddr;
Stkp←XCNT;
t←stack;
*get next disk address from reg 237
BootDiskAddr ← t; * save next disk address in reg 37

* RS232 initialization. fake RS232 stop (task 16, location RS232SI0+1)
XCNT ← OR@[LSHIFT[TTask,14],AND@[007400,ADD[RS232SI0Loc,1]]]C;
XCNT ← (XCNT) OR (AMD@[377,ADD[RS232SI0Loc,1]]C);
APC&APCTask ← XCNT, TASK;
Return;

*Initialize the 3&usec timer
XCNT ← (tur3&conreg);
Stkp ← XCNT, task;
Stack ← (50000c);
Stack ← (stack) or (156c); *simple timer, value 6, slot 16

* with 100ns clock, period is
* 4*16*100*6ns = 38.4 us
* Alto is nominally 38.08 us
LoadPage[InitPage2];
loadtimer[stack], goto[DeviceInit];
```

```
*Find and initialize all I/O devices:

*The idea is to use RM 40-57 as a "slot table" with one entry
*per potential I/O controller. First the table is filled
*with dummy controller addresses, and these are clocked out
*to the controllers. Then, each controller is interrogated
*for it's Device ID, and these names are put in the table.
*Then, for each slot, the device ID is looked up in a table
*(in the control store) of potential devices, and if a match
*is found, the entry from the device table is put into the
*slot table. A device table entry consists of the uPC value
*of the device's initialization routine (12 bits), and the
*task number for the controller.
*When all slots have been looked up, the task numbers are
  *When all slots have been looked up, the task numbers are *clocked out to the controllers, and the associated initialization
  *routines are called in turn.
  *To add a new controller to the system, it is only necessary *to add an entry to the device table (and add the controller's
  *microcode).
 *first, a macro to allow nice formatting of the device table entries...  \texttt{m@[dtab,DATA[(LH[\#1],RH[LSHIFT[\#2,4],\#3],RSEL2@[dp[\#1,\#2,\#3]],at[dtabloc])]SET[dtabloc,ADD[dtabloc,1]]]; } 
 *also, we must make the parity of an entry correct, or Midas will correct it for us...

m@[dp.set[dpx,xor@[1,#1,#2,#3]]set[dpx,xor@[dpx,rshift[dpx,10]]]set[dpx,xor@[dpx,rshift[dpx,4]]]

set[dpx,xor@[dpx,rshift[dpx,2]]]set[dpx,xor@[dpx,rshift[dpx,1]]]
         set[dpx,and@[t,dpx]]dpx];
  SET[DtabBase,add[InitBase,100]];
  SET[dtabloc,DtabBase];
UNPAGE[InitPage2];
DeviceInit: loadpage[0];
T← StartDeviceInit,callp[PNIP];
                      starting vicinit, carriff PRIP_1; RCNT \leftarrow STC; RCNT \leftarrow STC; RCNT \leftarrow STC RCNT) + 1, RCNT \leftarrow STC RCNT
 *stkp = 57b, xCNT = T = 60b here.
  *Send dummy controller addresses to devices
                      xCNT \( 57c; \)
stkp \( \times \text{XCNT}, \)
call[ClockOutPattern];
  *stkp = 57b here xCNT \leftarrow T \leftarrow 177400c, call[DI3]; *Read controller ID's from register 0 of all devices
 D13: INPUT[stack];
nop; *allow xCNT & T to be written
xCNT \( T \( \) (xCNT) + (20C), goto[DI4,R>=0]; *advance to next device
devRET: return; *return to DI3
 *!.ook up each slot table entry in the device table
DI4: xCNT < 40c;
stkp < xCNT;
xCNT < 17c;
assigned < 0c; * Bit mask of asigned tasks

DI4x: DevIndex < 0c; * base of device table in control store
DI4y: T < DevIndex, call[GetCon]; *get a device ID from the device table
lu < (stack) xor (I); *compare with the slot table entry
goto[DevFound, alu=0], lu < T;

DI4u: goto[DI4y, ALU#0], DevIndex < (DevIndex) + (2c); *check for end of table (zero entry)
stack < 17c; *end of table reached without match - set slot's task to 17 (unused)

DI4z: xCNT < (xCNT)-1; *check for all slots processed
stack&-1, dblgoto[DI4x, DI5, ALU>=0]; *set to next slot
                      i: nop; *allocation constraint
T ← (DevIndex)+1, call[GetCon];
initpc ← T;
T ← LDF[initpc,14,4]; * Task number about to get assigned
  DevFound:
                      contemp ← T;
contemp ← LSH[contemp, 4];
```

```
*=****** Start of Pilot Code ***************
            stack \leftarrow T; *replace slot table entry with dovice table entry rbuf1 \leftarrow T; * device table entry contains task assignment
*Clock out new controller ID's
DI5: xCNT + 57c;
stkp + xCNT, call[ClockOutPattern];
DI5:
LoadPage[InitPage];
ErrorCnt (10c), goto[BootEmulators]; *Set up retry count for disk boot
DI7:
ClockOutPattern:
           COP1:
GetCon: contemp ← T; *word index into Dtab
contemp ← (contemp) + (AND@[lshift[DtabBase,1], 17400]C);
contemp ← (contemp) or (AND@[lshift[DtabBase,1], 377]C);
contemp ← rsh[contemp,1]; *instruction address in CS
T ← (idf[AllOnes,17,1]) and (T); *low bit tells which half
APC&APCTask ← contemp;
BEARCE;
            READCS:
            T ← CSDATA, return, AT[lshift[InitPage2,10],100]; *location must be even
            OnPage[InitPage]:
UnFage[Intersyc],
BootEmulators:
lu & BootType, goto[BootSecondBlock, R even];
* loadpage[IntPage1];
* gotop[DiskBootDone];
t & xfTemp, loadpage[0];
gotop[LRJloop];
 *Read disk Sector 0 into page 0 (starting at location 1).
DiskBoot:
            inadpago[0];
Ioadpago[0];
Ioadpago[0];
Iourof StartDiskBoot, callp[PNIP];
initr0 < 0c; *word 520 - not used by disk
initr1 < 0c; *word 521 - 10CB pointer
initr2 < 0c; *word 522 - disk status
initr3 < 0c; *word 523 - -1 to force a seek
**CPANONOr(1200);</pre>
            te(R400)or(120c);
pstore4[Nova,initr0],CALL[initRET]; *clear KBLK at 521-523 (520 is also cleared)
*Set up the IOCB at 1000b

DMA+1000C; *set up base register for DCB

PSTORE2[DMA,initr0,0],CALL[initRET]; *clear pointer to next DCB at 1000b, status at 1001b
            xCNT \leftarrow 44000C; *disk command goes at location 1002 (read, read) PSTORE1[DMA,xCNT,2], CALL[initRET];
            xCNT ← 2000C; *header goes at 2000 (unlike ALTO)
PSTORE1[DMA,xCNT,3], CALL[initRET];
            xCNT ← 400C; *label goes at 402 (like ALTO)
xCNT ← (xCNT) + (2C);
PSTORE1[DMA,xCNT,4], CALL[initRET];
            xCNT \leftarrow 1C;
PSTORE1[DMA,xCNT,5], CALL[initRET]; *data goes at 1
```

```
*Since we will initialize the interrupt system later, we do not need to worry about 1006 or 1007
 *Location 1008 is unused
                   PSTORE1[DMA,xCNT,11], CALL[initRET]; *Disk address 0, with RESTORE bit at 1009
                   T + 2000C;
T + (zero) + (T) +1;
PSTOREI[Hova,xCNT], call[initRET]; *smash header at 2001b
                   initr1 ← 1000c; *word 521 - IOCB pointer
initr3 ← (zero)-1; *word 523 = -1 to force a seek
T ← (R400) + (120C); *store block above in 520-523 (words 0 and 2 are zero)
PSTORE4[Nova,initr0], call[initRET];
*Wait for the disk to store good status in the DCB, retry if status is bad ErrorCountX < 20c;

DWSet: DevIndex < (zero)-1; *loop count for status wait

DiskWait: Pfetch[DMA, xCNT, 1]; *fetch status word at 1001b

I + 17c, call[initRET];

lu < (ldf[xCNT, 4, 4]) xor (T);

goto[StatusStored, ALU=0], lu < ldf[xCNT, 10, 10];

DevIndox + (DevIndex)-1;
                  goto[StateSolvidex]-1;
DevIndex + (DevIndex)-1;
goto[DiskWait, ALU#0];
ErrorCountx + (ErrorCountx) -1;
goto[DWSet, ALU>=0];
\label{eq:NoStatus} NoStatus: T \leftarrow NoDiskStatus, goto[InitFail]; \begin{tabular}{ll} *timed out waiting for disk to store status \\ \hline \end{tabular}
 StatusStored: db1qoto[GoodStatus,IncErCnt,ALU=0],FREEZERESULT:
. T \leftarrow BadBoot, goto[InitFail]; *read 10 times, but header was wrong
 *SUBROUTINE PAIP puts the number in T into the maintenance panel
*It will be used after initialization is complete
*Does not task unless called from task 0
                   ONPAGE[0];
PNIP: usectask, RIEMP + T, at[PNIPBase,20];
T + APC&APCTask, at[PNIPBase,17];
RCNT + T, ClearMpanel, call[.+1], at[PNIPBase,0];
PNIOOP: RIEMP1 + AC, at[PNIPBase,1];
REMP1 + (RIEMP1) - 1, dblgoto[.+1,..,ALU<0], at[PNIPBase,6];
RIEMP + (RIEMP) - 1, at[PNIPBase,7];
lu + ldf[RCNT,0,4], goto[PNdone, ALU<0], at[PNIPBase,16];
skip[alu/0], at[PNIPBase,4];
IncMPanel, goto[PNIOD], at[PNIPBase,2]; * task 0, tasking ok
IncMPanel, goto[PNIOD], at[PNIPBase,3]; * task //0, tasking not allowed
PNdone: APC&APCTask + RCNT, at[PNIPBase,6];
return, at[PNIPBase,15];
*SUBROUTINE DoInt CRs the bits from T into NWW and sets
*IntPending. Uses registers 0 and 1 in whatever task calls.
*This code must not allow task switches.
*If T[0] = 1 on entry, the routine does a tasking return, else it returns without tasking
ONPAGE[0];

PMINITURE [0];
RV[IntTemp1,0];
RV[IntTemp2,1];
Stkp ← IntTemp2, skip[R<0];</pre>
                   usectask;
RS232 + T, return;
                                                                                           * set IntPending
 %
*Very simple fault handler, used only during initialization.
*If IMAP or DEVICEINIT expects an error, it will set up its
*TPC to point to the instruction to be executed if an error
*occurs, and will set RM 354 # 0. When the hardware gets a fault,
*the Kernel will send control to 120 if RXPPB[4:7] # 0. This code
*checks RXPPB to determine the type of error. If it is a memory
*error and RM 354 # 0, it does RESETMEMERRS and RETURNS. If not, it notifies
*location 7514, task 17 (Kernel go3 overlay location BPSEND).
```

```
SETTASK[17];

RV[RXPPB.23]; *Page. parity, bootroason register in kernel

RV[RData, 43]; *Register holding data to be sent to Midas

RV[FFAULT,54]; *zero means send all faults to Midas, nonzero means return on memory errors

OnPage[0];
```

FAULTXX: lu ← LDF[RXPPB,7,1], AT[120];
goto[MemErr, alu#0], lu ← FFAULT;
*Error was not a memory error
MidasFault: RData ← 177400c; *Notify kernel at 7514b
RData ← (RData) OR (114C);
APC&APCTASK ← RData;
RETURN, RData ← 40400C; *Message for Midas = 101b
MemErr: goto[.+2.ALU#0].RESETMEMERRS:

MemErr: goto[.+2,ALU//0],RESETMEMERRS; goto[MidasFault]: RETURN; *back to the task that caused the fault

END;

```
INSERT[DOLANG];
NOMIDASINIT;
TITLE[kernel];
Modified June 28, 1979 by RJ. (FFault ← 40000c) Modified June 28, 1979 by CT.
This kernel consists of two parts:
1) A section that occupies part of pages 0 and 17, runs at task 17, and handles all communication with Midas with the exception of Mouse halt testing (which is done by a timer). This section refreshes the memory frequently without using a timer.
2) A section that occupies part of page 16, runs at task 16, and handles kernel initialization, normal memory refresh and Mouse halt testing while a program is running.
The idea is that if you have a simple program, you can use both parts of this kernel, and you will get minimal memory refresh and mouse halt testing. If you need something more complex, you overwrite the stuff on page 16, but in this case you must supply the code for mouse halt testing.
%
SETTASK[17];
RV[REFR,77];
                                *memory refresh address
*The following registers hold the volatile state of the processor on a fault: RV[RXALU,76]; *ALU result and SALUF RV[RXAPC,75]; *APCTask&APC RV[RXCTASK,74]; *CTASK.NCIA RV[RXPB,73]; *CTASK.NCIA RV[RXSTK,72]; *Stackpointer
RV[RTMP,71];
                                 *temporary
*The following registers are used for DO-Midas communication (RTMP is also used):
RV[RWSTAT,70]; *status register
RV[RDATA,67]; *holds data
*FFault determines how faults will be treated when programs are running. If it is *zero, all faults will be reported to Midas. If FFault is nonzero, the kernel will *send control through location 120 when a fault occurs and PARITY # 0 (faults with *PARITY = 0 are breakpoints).
RV[FFAULT,66];
*Registers between 360 and 365 are used by the Midas overlays. The following *registers, used by WriteMI, are also in this range.

RV[RADDR,65];
RV[RCNT,64];
RV[RW0,63];
RV[RW1,62];
*Constants for Recv and Send
MC[RecvByte, 12];
MC[RecvWord, 16];
MC[SendByte,21];
MC[SendWord,25];
IMRESERVE[,7501,11];
IMRESERVE[,7513,15];
                                                 *space for Midas overlays (7500-7527)
SET[CMDisp,7420];
SET[RWDisp, 7440];
                                                 *8-way dispatch on Midas command
*4-way dispatch on state bits of RWStat
```

```
*After loading kernel.mb, Midas starts it at 7000
  Start:
                  R1MP \leftarrow 1c, AT[7000]; RTMP \leftarrow (RTMP) \vdash (7000C),goto[KNotify]; *Notify Task 0, address 7001
                  APC&APCTASK ← RTMP;
  Kn1:
                  RETURN:
                  SETTASK[0];
  *R definitions
 *R definiti
RV[R0,0];
RV[R1,1];
RV[R2,2];
RV[R3,3];
RV[R4,4];
RV[R5,6];
RV[R6,6];
RV[R10,10];
RV[R11,11];
RV[R11,11];
RV[R11,11];
RV[R11,13];
RV[R13,13];
  RV[R15,15];
RV[R16,16];
  RV[R17,17];
 *Clear RO-R17 to avoid R parity errors later R1 + Oc, AT[7001]; R2 + Oc; R3 + Oc; R4 + Oc; R5 + Oc; R6 + Oc; R7 + Oc; R7 + Oc; R7 + Oc;
                  R10 ← 0c;
R11 ← 0c;
R12 ← 0c;
R13 ← 0c;
                  R14 ← 0c;
R15 ← 0c;
R16 ← 0c;
R17 ← 0c;
  *Clear R20-R377 using Stkp
R0 ← 20c;
  RClear:
                   Stkp ← R0;
                  StRp + MU;

Stack + Oc;

lu + (RO) xor (377c);

RO + (RO) + 1, goto[RClear,ALU#0];

RO + 5c; *Notify task 17, location 7005

RO + (RO) + (177000c);

APC&APCTASK + RO, goto[Kn1];
                   SETTASK[17];
                  RTMP ← (400C), AT[7005];
Printer ← RTMP;
                                                                                     *set Printer idle, don't drive bus
RTMP + (1000000),
ClrTimers:

LOADTIMER[RTMP]; *Clear out all Timers
RESETMEMERRS; *Clear any pending memory errors
FFAULT + 40000c; *Initialize so that Midas takes faults
RTMP + (RTMP) + 1;
LU + (RTMP) AND (17C); *there are 16d timers
REFR + (OC), DBLGOTO[InitDone, ClrTimers, ALU=0];
                  RTMP ← (100000C);
RC:..

InitDone:

LU ← TIMER; *Set up ↓

RTMP ← (50000C);

RTMP ← (RTMP) OR (277C);

' ○ adTimer[RTMP];
                                                                                     *simple timer,value 11d,slot 17b
  *Notify task 16, address 7030 to set up timer task RTMP \leftarrow (167000C); RTMP \leftarrow (RTMP) OR (30C), goto[KNotify];
                   Call[TimerInitDone], AT[7030]; *Set TPC[16] to TimerTask
  *The simple timer task assumes slot 17 expired, since all others were cleared.
  TimerTask:
                  sk:
Refresh[REFR];
lu ← Timor;
*read timer to clear the wakeup
REFR ← (REFR) + (20c);
RTMP ← (50000C);
*Build timor constant
RTMP ← (RTMP) OR (277C);
*simple timor,va
AddToTimor[RTMP];
                                                                                       *simple timer, value 11d, slot 17b
 CheckStop:
T + Printer;
T + T:
                  RTMP + T;
LU + (RTMP) AND (10000C);
GOTO[MidasStop,ALU#0];
t: RETURN;
  TimerRet:
 MidasStop:
LU + T, goto[MidasStop], SetFault, AT[7003]; *Midas recognizes a mouse halt as
*a task 16 breakpoint that was not set by the user. It continues from (absolute) MidasStop+1
MidasRestart: return, AT[7004];
```

*return to task 17, address 7400 TimerInitDone: RIMP + (177400C), goto[KNotify];

```
*The following is the page 17 portion of the kernol. We get here *after setting up the timer task. RDATA \leftarrow 40000C, AT[7400]; *send #100 to Midas RWSTAT \leftarrow SendByte, CALL[Send];
            RWSTAT + RecvDyte, CALL[Recv], AT[7404];
Dispatch[RDATA, 15,3];
DISP[DoOverlay];
DoOverlay:
GOTO[OverlayArea], AT[CMDisp,0]; *Midas overlay
OverlayArea:
return, AT[7500];
                                                  *placeholder for overlay
MidasFault:
             return, AT[7512];
                                                   *placeholder for fault in Midas go overlay
             RWSTAT ← RecvWord, CALL[Recv], AT[CMDisp,2]; *Write Control Store
             RADDR + T;
RWSTAT + RecvByte, CALL[Recv]; *Get Count (byte)
             RCNT + T;
WriteMILoop:
NOP;
             RWSTAT ← RecvWord, CALL[Recv]; *Get Data 0 (word)
             RWO ← T;
RWSTAT ← RecvWord, CALL[Recv]; *Get Data 1 (word)
            RWSIAT RecyWord, CALL[Recv]; "Get Data 1 (word) RW1 + T; RWSIAT - RecyByte, CALL[Recv]; "Get Data 2 (byte) LU - RW0; "T has data 2 APC&APCTASK + RADDR;
            APC&APCTASK ← RADDR;
WRITECS082;
LU ← RW1, AT[CMDisp,12]; *force writecs to have JA.7 = 0
APC&APCTASK ← RADDR;
WRITECS1;
RADDR ← (RADDR) + 1, AT[CMDisp,14]; *force writecs to have JA.7 = 0
RCNT ← (RCNT) -1;
GOTO[WriteMILoop, ALU#0];
COTO[Mark(Com]:
*Read a single R register. Midas will use an overlay to read RM 0 and RM 10 - RM 17, *to avoid generating stack overflow.
             RWSTAT ← RecvByte, CALL[Recv], AT[CMDisp,4]; *Get Address
             STKP ← RDATA;
            nop;
T ← STACK;
RDATA ← T;
RWStat ← SendWord, Call[Send];
GOTO[NextCom];
*Write a single R register. \cdot Midas will use an overlay to write RM 0 and RN 10 - RM 17, *to avoid generating stack overflow.
             RWSTAT ← RecvByte, CALL[Recv], AT[CMDisp,6];
                                                                                       *Get Address
             RWSTAT ← RDATA;
RWSTAT ← RecvWord, CALL[Recv]; *Get (word) data
STACK ← T, GOTO[NextCom];
```

```
*SUBROUTINES Send and Receive communicate with Midas.
            Send:
Recv:
R₩:
Dlyloop:
\label{eq:readstrobe0ff} ReadStrobe0ff; \\ USECTASK, GOTO[ReadMore, ALU#0], AT[RWDisp,0]; \ \ ^*Get \ Another \ byte \ if \ word \ set \\ T \leftarrow RDATA, RETURN; \\
ReadMore:
              RWSTAT ← RecvByte, GOTO[RW]; *Go get another byte
\label{eq:readStrobeOn:} ReadStrobeOn: $$ T \leftarrow RHMask[RTMP], AT[RWDisp,1]; *Get Data Byte RDATA \leftarrow (LSH[RDATA,10]) OR (f); *Morgo Byte RWSTAT \leftarrow (RWSTAT) AND (4C); *State<0, Look for RDStrb off, retain byte/word RTMP \leftarrow (100400C); *Set RdAck RPRT: Printer <math display="inline">\leftarrow RTMP, GOTO[RW];
*Here on Write Ack On - state + 3
RWSTAT + (RWSTAT) XOR (11C), GOTO[RW], AT[RWDisp,2];
*Here on Write Ack Off
RDATA ← LSH[RDATA, 10], goto[SendMore, ALU#0], AT[RWDisp, 3];
lu ← Zero, goto[ReadStrobeOff]; *must do non-tasking return
SendMore: RWSTAT ← SendByte, goto[Send];
```

END;

```
insert[d0lang];
NOMIDASINIT; LANGVERSION; MULTDIB;
insert[GlobalDefs];
itlefteval.
                                              title[key];
   * Tast modified by Johnsson, August 17, 1979 12:27 PM

    KeyBoard Translation Table from DO's to ALTO's
    Entry in the table is bitnumber*8+wordnumber

  m@[byte.DATA[(LH[LSHIFT[#1.10],#2],RH[LSHIFT[#3.10],#4],
 me[byte.D(n)(th[th]thrift,10],#2],##[thrift,10],##],
RSEL2[pp[#1,#2,#3,#4]]
    .at[byteloc])]
SET[byteloc,ADD[byteloc,1]]];
m@[pp.set[ppx.xor@[1,#1,#2,#3,#4]]set[ppx.xor@[ppx.rshift[ppx,4]]]
set[ppx.xor@[ppx.rshift[ppx,2]]]set[ppx,xor@[ppx,rshift[ppx,1]]]
set[ppx.and@[1,ppx]]ppx];
   set[byteloc,keytable];
 byte[177,177,177,177];
byte[177,177,177,177];
byte[177,177,177,177];
byte[177,177,177,177];
 byte[005,150,115,105]; * D1, T10(\), T9, T8.
byte[075,171,065,163]; * T7, R6(BW), T6, L12(FL4).
byte[035,025,012,177]; * L9(FL3), L6(LF), T5, T4.
byte[035,025,012,177]; * T3, T2, T1(esc), .
 byte[164,177,125,144]; *R4, R1, R2.
byte[004,173,177,024]; *R5, R3(FR5), L10.
byte[034,044,054,177]; *L7, L4, L1.
byte[177,064,177,177]; *L7, L4, L1.
 *14:
byte[154,074,014,155]; * R7, R10, R11, R8.
byte[161,153,113,104]; * R9(\(\Gamma\), R12(\(\su\)\) x0(\(\Gamma\), A7(\(\spa\)\) pute[14,124,134,162]; * L8, L5, L2, L3(\(\Gamma\)\) byte[042,177,177,177]; * A8(\(\Gamma\)\) A8(\(\Gamma\)\), , ,
 byte[177,177,143,140]; *20:

byte[122,131,073,063]; *., \( \Lambda \), \( (\comma) \), \( m, n \), \( \comma \), \( m, n \), \( \comma \), \( 
 *24:
byte[142,152,141,132]; * A4(return), 46(~), (quote), :.
byte[121,110,062,043]; * 1, k, j, h.
byte[023,037,050,041]; * g, f, d, s.
byte[061,177,103,112]; * a, , A3(lock), A5(shift-L).
                                                                                                                                         *30.
byte[145,151,123,130]; * A10, 45(]) , 42([), p. byte[111,071,060,033]; * o, i, u, y. byte[013,003,030,021]; * t, r, e, w. byte[031,022,177,174]; * q, A1(tab), , D2.
 byte[170,133,120,100]; *A2(bs), =, -, 0
byte[061,053,040,020]; *9,8,7,6,
byte[000,010,001,011]; *5,4,3,2,
byte[002,015,177,177]; *1,48,...
                                              end[key];
```

```
TITLE[uiDEFS];
*last edit by Chang on September 10, 1979 4:45 PM, move Timer's regs
* edit by CPT December 22, 1978 3:18 AM
* edit by Sandman March 23, 1979 3:02 PM
* edit by Jarvis August 10, 1979 11:35 AM
 *UIDEFS.MC -definitions for IUTFP revision I
SET[u|UTFPBASEADDR,LSHIFT[u|UTFPPAGE,10]]; *FIRST ADDRESS OF UTFP PAGE
*REGISTERS AND CONSTANTS USED BY UTFP TASK SETTASK[u \mbox{\tt IUTFPTASK}\mbox{\tt ]};
SET[uinFADSTATREG,1];
SET[uiDBREG,1];
SET[uiDBREG,2];
SET[uiDBUF,3];
SET[uiDBBUF,3];
SET[uiDBBUF,3];
SET[uiDBBUF,3];
SET[uiDBBUF,3];
SET[uiDBBUF,3];
SET[uiDBBUF,3];
SET[uiDBADDR,ADD[lshift[uiUTFPTASK,4],1]];
MC[BlkBkgndBit, 100];
RV[uiDWA,0]; *bit map base register
RV[uiDWA1,1];
RV[uiTEMP,2]; *must be even/odd pair, see uiDCBDONE for PFETCH2
RV[uiTEMP1,3];
RV[uiMPSIATUS,4]; *keyboard decode state, bits 10-12: count, 13-17: part
RV[uiMOUSEDELXY,5]; *BITS 0-5: XDELTA, 10-15: YDELTA
RV[uiMNSG,6]; *INCOMING PARTIAL MESSAGE
RV[uiXMSG,7]; *MESSAGE HELD FOR POSTING BY VSYNC
RV[uilINK,10]; *DISPLAY CONTROL BLOCK WORD 0
RV[uiNWRDS,11]; *DISPLAY CONTROL BLOCK WORD 1
RV[uiDBA,12]; *DISPLAY CONTROL BLOCK WORD 1
RV[uiHEPAT,12]; *Usod during initialization only
RV[uiSLC,13]; *DISPLAY CONTROL BLOCK WORD 3
RV[uiHEADDR,13]; *Used during initialization only
RV[uiGHEMP,10]; *Used for Store4 to post mouse buttons (uiVS4)
RV[uiQTEMP,1];
RV[uiQTEMP2,12];
RV[uiQTEMP3,13];
 RV[uiQTEMP3,13];
RV[uiBUFPTR,14];
RV[uiHECNT,14]; *Used during initialization only
RV[uiCRWORD,15]; *IMAGE OF HARDWARE CONTROL REGISTER
RV[uiVSCOUNT,16]; *Count of lines per field.
RV[uiBLINK,16]; *Used during initialization only
RV[uiLINESPERFIELD,17]; *404 = 624b lines per field
mc[lpflo,224];
mc[lpfhi,400];
RV[uicco,10]; * used during initialization only rv[uicco,11]; * used during initialization only rv[uicco,12]; * used during initialization only rv[uicco,13]; * used during initialization only
 * RV[RTCLOW,25]; *Must be the same as timer's {\rm RV[RTCLOW,55]}; *Must be the same as timer's
RV[uicX,30]; *Cursor X

RV[uicY,31]; *Cursor Y

RV[uicNT,32];

RV[uiBASE,34]; *BASE REGISTER PAIR

RV[uiBASE1,35];

RV[uiBUSE1,35];

RV[uiBUTTONS,37];
```

```
* horizontal event RAM
*count hor[1:9] and patterns her[12:15] each bit represents 4 pixels of scan
* her[12] CLR
* her[13] HS
* her[13] HS | her[14] Blank
* her[15] Half Line Clock
mc[her0, 400]; mc[her0p, 203]; * 6, Blank, Half Line 6
mc[her1, 13000]; mc[her1p, 101]; * 131, Half Line 89
mc[her2, 0]; mc[her2p, 200]; * 2
mc[her3, 25000]; mc[her3p, 1]; * 250, Half Line 108
mc[her4, 1000]; mc[her4p, 203]; * 12, Blank, Half Line 10
mc[her6, 0]; mc[her5p, 206]; * 2, HS, Blank, Half Line 10
mc[her6, 12000]; mc[her6p, 107]; * 121, HS, Blank, Half Line 81
mc[her7, 0]; mc[her6p, 107]; * 121, HS, Blank, Half Line 81
mc[her8, 0]; mc[her8p, 103]; * 1, Blank, Half Line 11
mc[her9, 23000]; mc[her9p, 12]; * 230, CLR, Blank, Half Line 1
mc[her9, 23000]; mc[her9p, 12]; * 230, CLR, Blank, Half Line 1
mc[her9, 23000]; mc[her9p, 12]; * 230, CLR, Blank, Half Line 1
```

```
insert[d0lang];
trOMIDASINIT; LANGVERSION; MULTOIB;
insert[GlobalDefs];
insert[LFDefs];
title[UIInit];

*last edit by Johnsson April 7, 1979 12:29 PM

*last edit by Jarvis Juno 13, 1979 9:55 AM
*Initialization for IUTFP
SETTASK[uiUTFPTASK];
OMPAGE[DisplayInitPage];
                init: uiHEADDR ← (ZERO), AT[DisplayInitLoc];
OUTPUT[uiHEADDR,uiCREG]; *CLEAR THE CONTROL REGISTER
displayinit:
                uiHEPAT ← herO ; *LOAD THE HORIZONTAL EVENT RAM
uiHEPAT ← (uiHEPAT)or(herOp), CALL[uiLOADHE];
                uiHEPAT ← (her1);
uiHEPAT ← (uiHEPAT) or (her1p), CALL[uiLOADHE];
                uiHEPAT ← (her2);
uiHEPAT ← (uiHEPAT) or (her2p), CALL[uiLOADHE];
                uiHEPAT ← (her3);
uiHEPAT ← (uiHEPAT) or (her3p), CALL[uiLOADHE];
                uiHEPAT ← (hor4);
uiHEPAT ← (uiHEPAT) or (her4p), CALL[uitOADHE];
                uiHEPAT ← (her5);
uiHEPAT ← (uiHEPAT) or (her5p), CALL[uiLOADHE];
                uiHEPAT ← (her6);
uiHEPAT ← (uiHEPAT) or (her6p), CALL[uiLOADHE];
                uiHEPAT ← (her7);
uiHEPAT ← (uiHEPAT) or (her7p), CALL[uiLOADHE];
                uiHEPAT ← (her8);
uiHEPAT ← (uiHEPAT) or (her8p), CALL[uiLOADHF];
                uiHEPAT ← (her9);
uiHEPAT ← (uiHEPAT) or (her9p), CALL[uiLOADHE];
uiHELOADED:
                viBASE + zero;
uiBASE1 + zero;
uiLINESPERFIELD + 1pflo;
uiLINESPERFIELD + (uiLINESPERFIELD) or (1pfhi);
*set keyboard words to -1 (key up)

uiTEMP ← 177000C;

T ← uiTEMP ← (uiTEMP) or (30C); * 177030

uiCC0 ← (ZERO)-1;

uiCC1 ← (ZERO)-1;

uiCC2 ← (ZERO)-1;

uiCC3 ← (ZERO)-1;

PSTORE4[uiBASE,uiCC0]; * mouse,k

T ← uiTEMP ← (uiTEMP)+(4c); * 177034

PSTORE4[uiBASE,uiCC0]; * keyboar

I ← uiTEMP ← (uiTEMP)+(4c); * 177040

PSTORE4[uiBASE,uiCC0]; * keyboar
                                                                                * mouse, keyset, etc.

* 177034

* keyboard[0:3].

* 177040
                                                                                 * keyboard[4:7].
                uiCRWORD ( (220C); *ALLOW WAKEUPS, CDIAG (0 OUTPUT[uiCRWORD, uiCREG]; *ALLOW WAKEUPS uiTEMP ( 377C; OUTPUT[uiTEMP, uiHTAB]; *load the HTAB counter with 377 ui1MSG ( (ZERO); uiMPSTATUS ( T ( ZERO), call[uiFINHE]; uiLINK ( T ( ) toadpage[uiutfppage]; *First wakeup comes here uiBUFPTR (T+ 377C,GOTOp[uiCSDONE];
end[uiinit];
```

```
lnsort[d0lang];
NOMIDASINIT; LANGVERSION; MULTDIB;
insert[GlobalDofs];
    titlo[key];
  * KeyBoard Translation Table from DO's to ALTO's
set[byteloc,keytable];
byte[177,177,177,177];
byte[177,177,177,177];
byte[177,177,177,177];
byte[177,177,177,177];
                                                                 *20: D1, T10, T9, T8.

* T7, BW, T6, FL4.

* FL3, LF, T6, T4.

* T3, T2, T1, .
 byte[5,125,115,105];
byte[75,171,65,163];
byte[172,160,55,46];
byte[35,25,15,177];
 byte[161,177,153,150];
byte[152,14,177,24];
byte[34,44,54,177];
byte[177,64,177,177];
                                                                *40: ], (swat), \.
* \( \cdot, \text{R3}, \), \( \text{L10}. \)
* \( \text{L7}, \text{L4}, \text{L1}. \)
* \( \cdot, \text{A9}. \)
byte[152,74,173,161];
byte[177,173,113,104];
byte[114,124,134,162];
byte[42,177,177,177];
                                                                 *60: ←, R10, FR5, FR4.

* , FR5, (space), L11.

* L8, L5, L2, DEL.

* CTL.
 byte[177,177,143,140];
byte[122,131,73,63];
byte[72,70,52,101];
byte[102,177,42,177];
                                                              *100:,, shift-R, /.

* ., (comma), m, n.

* b, v, c, x.

* z, , (ctl), .
                                                              *120: return, 46, (quote), :.

* 1, k, j, h.

* g, f, d, s.

* a, , lock, shift-L.
 byte[142,154,141,132];
byte[121,110,62,43];
byte[23,32,50,41];
byte[51,177,103,112];
                                                                 *140: BW, ], [, p. 
* o, i, u, y. 
* t, r, e, w. 
* q, tab, , D2.
 byte[171,151,123,130];
byte[111,71,60,33];
byte[13, 3,30,21];
byte[31,22,177,174];
 byte[170,133,120,100]; *160: bs, +, -, 0
byte[61,53,40,20]; *9,8,7,6.
byte[0,10,1,11];
byte[2,12,177,177]; *1, esc.
```

end[key];

```
insert[dolang];
NOMIDASINIT;LANGVERSION;MULTDIB;
insert[Globa/Defs];
 insert[LFDefs];
IITLE[extended-address-UITASK];
* Last modified by Chang, September 10, 1979 4:56 PM, move Timer's Regs';
* modified by Johnsson, April 7, 1979 12:29 PM;
* modified by Jarvis, June 27, 1979 4:00 PM
SETTASK[uiUTFPTASK];
ONPAGE[uiUTFPTAGE];
  \begin{array}{lll} {\tt SET[uiPART,ADD[uiUTFPBASEADDR,20]];} & {\tt *backchannel message\_dispatch} \\ {\tt SET[uiSHCUR,ADD[uiUTFPBASEADDR,60]];} & {\tt *cursor\_shift} \\ \end{array} 
 " uiMPSTATUS holds keyboard process state information

* The process intializes the count field with the negative of the number of

* bits in the field. As each bit comes in, the process increments the count.

* When the count reaches zero, the carry out of the count increments the

* state. The field sizes and their associated state are:
                              4 x mouse delta, twos complement
* The mouse resolves 200 pixels/inch. 35 inches/sec is the maximum speed required for tracking the mouse. We update the mouse position once every field, 80 times a second. Therefore tracking the mouse at maximum velocity requires a field large enough hold 88 counts. Adding 1 bit for sign annalates an 8 bit field for x and another 8 bit field for y. Note that this
 * uses / bit fields.
 * check for message from key board

* calling sequence: lu- uiMPSTATUS, call[keyCheck];

* does not task!!!!
* does not task::::
keyCheck: uiMPSTATUS+ (uiMPSTATUS)+1, goto[keyContinue, alu#0];
skip[IO atten], use Clask; *state=1, count=-4;
return, uiMPSTATUS+ OC; * reset to state=count=0
                         return, uiMPSTATUS keyStart;
keyContinue: uiTMSG+ rsh[uiTMSG, 1], skip[no atten];
uiTMSG+ (uiTMSG) OR (100000C);
lu- ldf[uiMPSTATUS, 13, 5];
skip[alu=0], uso CTask;
return; * more bits to go in this field
* have accumulated all bits for this field, dispatch on state
dispatch[uiMPSTATUS, 10, 3];
disp[.+1];

*finish this field *negative count for next field
uiMPSTATUS* (uiMPSTATUS) or (34c), goto[keyXY], at[uiPART, 2]; *y
uiMPSTATUS* (uiMPSTATUS) or (31c), goto[keyXY], at[uiPART, 3]; *buttons/status
uiMPSTATUS* (uiMPSTATUS) or (30c), goto[keyBS], at[uiPART, 4]; *key
t* rsh[uiTMSG, 10], goto[keyStroke], at[uiPART, 5]; *reset
keyXY: uiTMSG← rsh[uiTMSG, 14], skip[r>=0];
    uiTMSG← (uiTMSG) OR (170C); *negative number, extend sign
lu← (uiMPSTATUS) AND (40C); *kludgy test for x or y
t← lsh[uiTMSG, 1t], skip[ALU=0];
    t← uiTMSG; *this is y
    uiMOUSEDELXY← (uiMOUSEDELXY)+t;
    uiMOUSEDELXY← (uiMOUSEDELXY) AND NOT (400C), goto[keyNoTaskFieldDone];
 keyBS: t+ rsh[uiTMSG, 7]; uiBUTTONS+ t; lu+ uiTMSG, use C Task, dblgoto[keyFieldDone, keyIdle, r<0];
keyStroke: uiXMSG\leftarrow (1sh[uiXMSG, 10]) or t; keyId1e: uiMPSTATUS\leftarrow 0C; keyMoTaskFieldDone: use CTask; keyFieldDone: uiTMSG\leftarrow 0c, return;
```

```
*Do horizontal processing. We know that the controller needs data. xpreVSO: luc utMPSTATUS, call[keyCheck];
 proVSO: T← 2C, call[uiCheckCursor];
uiDWT: IOFETCH16[uiBASE,uiDBADDR];
*Calculate the read buffer pointer, the count, and next line's.DBA
*in the shadow of the first IOFETCH (If there is to be more than one).

T < uiBUFPTR < 377C;

uiBUFPTR < (uiBUFPTR)-(357C); *From here on, uiNBUFPTR is used
*for the count (-(NWRDS + (ADDRESS and 17B)))

TERHMASK[uiNWRDS];

uiBUFPTR < (uiBUFPTR)-(T); *377- number of words for the display
uiBUFPTR < (uiBUFPTR) OR (1000000C); *Wakeup disable bit

T < (RIMASK[uiNWRDS])+(T); * T < 2*NWRDS

uiBDA-(uiDBA)+(T); *uiDBA is now set up for the next scan line
uiDWA-T-(uiDWA)+(20C),CALL[uiDWT1];
uiBUFD2: uiVSCOUNT \leftarrow (uiVSCOUNT)-1,DBLGOTO[uiENDFIELD,uiCONT,R<0]; *check for field done uiBUFD2X: uiVSCOUNT \leftarrow (uiVSCOUNT)-1,DBLGOTO[uiENDFIELD,uiCONT,R<0]; uiCONT: uiSLC\leftarrow(uiSLC)-1,DBLGOTO[uiDCBDONE,uiMDCB2,R<0];
*Calculate the next line's uiNBUFPTR *in the shadow of the last IOFETCH16 uiMDCB2: uiNBUFPTR ← 377C;
                : uinbbleftk < 377C;
felDF[uiDBA,14,4];
ninbbleftk < (uinbUFPTR)-(T);
feRHMASK[uinWRDS];
uinbbleftk < (uinbUFPTR)-(T);
OUIPUI[uibUFPTR,uiBPREG], goto[xpreVS0];
uiGotNextDCB:
uiGotNoxtDCB:

uiBASE 

T; *T contains LINK. Set base register to point to next DCB
OUTPUT[uiBUFPTR.uiBPREG]; *Send read BUFPTR to the hardware
uiMBUFPTR 

377C; *Init for later
nop: *two instr after output
PFETCH2[uiBASE.uiDBA,2]; *Fetch DBA,SLC
uiBUFPTR 

377C; *Init for later

*Check for long pointer addressing
PFETCH2[uiBASE.uiLINK,0]; *Fetch Link,NWRDS
LU~uiSLC.goto[uiLong,R<0];
*Long Pointer
uiLong:
                PFETCH2[uiBASE,uiBASE,4]; *fetch directly into the base register uiSLC \leftarrow (uiSLC) AND NOT (100000C); *clear the sign bit
*Bias uiDCB.SLC by \neg 2. Note that if uiDCB.SLC = 0 OR 1, at least one *scan line will be displayed.
uiEvenOdd: LU + LDF[uiCRWORD,17,1]; *Check Ev
uiSLC + (uiSLC)-(2C),GOTO[uiDBAOK,ALU#0];
                                                                                   *Check Evenfield
uiDBABAD: T RHMASK[uiHWRDS];
uiBASE ( uiBASE)+(T);
uiDBAOK: T-LDF[uiBASE,14,4]; *Set up NBUFPTR for the next scan
uiNBUFPTR ( uiNBUFPTR)-(T); *uiNBUFPTR + 377C earlier
T-RHMASK[uiNWRDS];
uiNBUFPTR+(uiNBUFPTR)-(T);
 *Now fix up the base register so that it is hex aligned and DBA contains the residue
                 T \leftarrow (uiBASE) and (17C);
*fix up the high-half of the base register

+ the high-half of the base register

+ 1sh[uiBASE1,10];

uiBASE1 + (RHMASK[uiBASE1])+(T)+1;
                 T+ 2C, call[uiCheckCursor]; *returns to VS2
 *We have just picked up a new DCB. We must output HTAB, *then go to normal state 0 processing.
```

uiVS2: T + LDF[uiNWRDS,2,6]; *calculate HTAB
LU+LDF[uiNWRDS,1,1]; *black background bit
uiBUFPTR + (uiBUFPTR) - (T)-1,6010[.+2,ALU#0]; *uiBUFPTR + 377C oarlier
uiBUFPTR + (uiBUFPTR) AND NOT (200C);
OUTPUT[uiBUFPTR,uiHFAD],goto[uiVS0]; *send it

uiENDFIELD: uiBASE1 ← OC; uiCRWORD ← (uiCRWORD) xor (3C), goto[uiFD1];

•

.

.

.

.

```
*We are in the first scan ling of a vertical sync-pulse.

*Post the mouse COORDINATES to core.

uiVS3: uiBASE ← OC;

T+ (uiBUFPTR)+(25C): *12Ab AND 425b = Mouse x and y.

PFETCH2[uiBASE, uiDBA]; *uiDBA and uiSLC are used as temps.

lu+ uiMPSTATUS, call[keyCheck];

uiMOUSEDELXY ← LCY[uiMOUSEDELXY,11],DBLGOTO[uiSEM1,uiNSEM1,R<0];

uiSEM1: T ← (17/C,GOTO[uiSEM1FIN];

uiNSEM1: T ← (ZERO)-1;

uiSEM1FIN: T+ (LDF[uiMOUSEDELXY,7,7]) XNOR (T);

uiDBA + (uiDBA)+(T);

T+ uiMOUSEDELXY+LDF[uiMOUSEDELXY,0,7],DBLGOTO[uiSEM2,uiNSEM2,R<0];

uiSEM2: T ← (uiMOUSEDELXY) XNOR (177C);

uiNSEM2: uiSLC ← (uiSLC)+(T);

T+ (uiBUFPTR)+(25C);

PSTORCZ[uiDASE,uiDBA]; *Restore coordinates

uiMOUSEDELXY ← (ZERO), call[uiMAKEOFF]; *returns to uiVS4
```

```
*Post the mouse BUTTONS
uiVS4: uiBASE+177000C; *NOTE modification of uiBASE
uiBASE+(iBASE)+(30C); *Fetch 177030

PFETCHI[uiBASE, uiGTEMP, 0]; *uiGTEMP overlays LINK, NWRDS, DBA, SLC.
lue uiMPSTATUS, call[keyCheck];

*convert UTFP mouse button order into ALfO order
*On the UTFP, the sequence for the buttons (BUTTONS[13:15]) is right,
*middle, loft, and 1's mean buttons depressed.

*On the ALTO, 177030[15:17] correspond to left, right, middle, and 1's
*in memory mean button NOT depressed.

*Chapter of the control of the control
```

```
*Post the keyboard
uiVS5: Tu ← LHMASK[uiXMSG], call[uiKPOST];
Tu ← LHMASK[uiXMSG], call[uiKPOST]; *do it again for other byte
Tu ← uiMPSTATUS, call[keyCheck];
uiBASE ← ZERO, GOTO[preVS6];
                  uiTEMP ← KeyTableH.goto[.+2,alu#0]; *if no data, return right away
uiXMSG ← lsh[uiXMSG,10],return; *shift to other keyboard char
                 uiTEMP (uiTEMP) or (KcyTableL);
t < Idf[uiXMSG,1,5]; *Get word number (4 bytes per word)
uiTEMP + (uiTEMP) + (T); *Form final address
t < Idf[uiXMSG,6,1]; *set h2 to high/low word
APC&APCTASK < uiTEMP; *Address to read in Control Store
READCS; *get the word
t < CSDATA, AT[uiUTEPBASEADDR,300]; *must be at an even location for READCS
uiDBA < t;
lu + IDF[uiXMSG,7,1]; *low or high byte
goto[ +2, alu/0], uiBASE + 177000C;
uiDBA < RSH[uiDBA,10]; *Need upper byte
uiBASE < (uiBASE)+(34C); *uiBASE < 177034C
Tr(LDF[uiBA,15,3]); *Get word number
PFETCHI[uiBASE,uiNWRDS]; *uiNWRDS is a temp - fetch Alto kbd word
uiDBA < LDF[uiDBA,14,4]; *Get bit number
uiBASE < (uiBASE)+(T); *fix base register for store
uiBASE < (uiBASE)+(T); *fix base register for store
uiTEMP < T < 100000C; *bo the function uiTEMP < 100000 rshift uiDBA
                  uiDBA ← RSH[uiDBA,1], goto[.+2,REVEN]; *test bit 15 uiTEMP ← T ← RSH[uiTEMP,1]; *shift 1
                  uiDBA ← RSH[uiDBA,1], goto[ +2,REVEN]; *test bit 14
uiTEMP ← T ← RSH[uiTEMP,2]; *shift 2
                  uiKDD: *test for key down (0) or up (1)
uiXMSG < lsh[uiXMSG,10], DBLGOTO[uiKDOWN,uiKUP,r>=0];
preVS6: uiBUFPTR + 377C, callfuiWAKEOFF]; *returns to uiVS6
```

```
*Set up the cursor.
*Get cursor coordinates from 426b (X), and 427b (Y).
uiVS6: T + (uiBUFPIR)+(27C); *uiBUFPIR = 377 on entry.
PFETCII2[uiBASE,uiCX]; *Cursor X,Y coordinates
lu- uiMPSTATUS, call[keyCheck];
uiCY + (uiCY)+1;
*The cursor X counter is loaded by HSF from CXREG. It is
 *clocked by [(EdgeClock and SelCursM) or (NClk and (MSF or VS'))].
*The cursor hardware counts the X offset from end of horizontal synch. We *must fudge for interval between horizontal synch and blank. 
 uiCX+ (uiCX)+(40C);
*The cursor buffer is divided into 8 segments with 6 nibbles in a segment.
*The cursor itself is 16 bits (4 nibbles) wide but a segment must have 5
*nibbles to allow for a cursor not aligned on a nibble boundary. The sixth
*nibble must be all zero. The harware ors this nibble with all displayed
*nibbles following the cursor. Loading CXREC with a 5 disables the cursor
*by oring this zero nibble from the cursor with display data all across the
*When the cursor is visible, -X is loaded into the CXREG in the *scan line preceding the cursor, and this value is loaded into *the cursor counter by HS. When VS=0, the cursor counter is *incremented by NC1k, and when it becomes 0, the next 5 nibbles are *sent to the display.
*Here, we want the cursor counter to address the cursor buffer so
*that we can load it one segment at time. The cursor segment is CXREG[4:6].
*We start with segment 1, CXREG* 1000C, and during each of the
*next 8 scan line times we will send 5 bytes of cursor data followed
*by a sixth nibble of zero to the buffer, then increment the segment value in
 *uiCXREG.
*uiVSCOUNT is used to hold the value to be loaded into uiCXREG. uiVSCOUNT \leftarrow 1000C; *Start load at segment 1.
*The even scan lines of the cursor will be displayed if CY is even *and the field is even, or if CY is odd and the field is odd.
*Otherwise, the odd scan lines will be displayed.

*UBUFFTR + (uiBUFFTR)+(32C); *uiBUFFTR + 431b

F- LDF[uiCRWORD,17,1]; *adjust offset according to even/odd field

F- (LDF[uiCY,17,1]) XOR (T);

F- (uiBUFFTR)+T; *starts at either 431b or 432b

*UBBA + T * ROLLINMORECEFTUP1.
```

uiDBA + T, goto[uiMORECSETUP];

```
*Load one segment of the cursor memory (5 nibbles plus one zero nibble). 
 *The address was set up during the previous scan line.
uiMORECSETUP: OUTPUT[uiVSCOUNT, uiCXREG], call[uiWAKEOFF];

To uiDBA; *Pointer to cursor segment

PFETCHI[uiBASE, uiTEMP]; *Fetch segment

luc uiMPSTATUS, call[keyCheck];

uiDBA+ (uiDBA)+(2C); *Increment pointer (by 2 duo to interlace)

DISPATCH[uiCX, 16, 2]; *Determine amount to shift word.

DISP[.+1], uiTEMP1+ 17C;

To CC, GOTO[uiSHCDONE], AT[uiSHCUR, 0];

To LSH[uiTEMP, 3], AT[uiSHCUR, 1];

uiTEMPe RSH[uiTEMP, 1], GOTO[uiSHCDONE];

To LSH[uiTEMP, 2], GOTO[uiSHCDONE];

To LSH[uiTEMP, 2], GOTO[uiSHCDONE];

To LSH[uiTEMP, 1], AT[uiSHCUR, 3];

uiTEMPe RSH[uiTEMP, 3], GOTO[uiSHCDONE];

To LSH[uiTEMP, 1], AT[uiSHCUR, 3];
 uiSHCDONE: uiTEMP1← (uiTEMP1) AND (T);
 uiSENDCLOOP: T← LDF[uiTEMP, 0, 4]; *Loop for first 4 bytes
uiNWRDS← T; *uiNWRDS is a temporary, not used during VS.
OUTPUT[uiNWRDS, uiCURSM];
uiCNT← (uiCNT)-1, skip[R<0];
uiTEMP← LSH[uiTEMP, 4], GOTO[uiSENDCLOOP];
                      OUTPUT[niTEMP1, uiCURSM]; *Send 5th nibble.
LUG LDF[uiVSCOUNT, 3, 1];
OUTPUT[uiTEMP, uiCURSM], skip[ALU#0]; *O for 6th byte
uiVSCOUNTG (uiVSCOUNT)+(1000C), GOTO[uiMORECSETUP];
                                                                                                                                                                               *next segment
                      TERSH[uiCX, 2]; *cursor loaded, CX counts nibbles, not bits uiCXE(ZERO)-T; *And it is negated.

LUE uiCRWORD, skip[R ODD]; *Test field
uiCYE(uiCY)-(1C); *even field
E: uiVSCOUNTESC; *initialization code jumps in here
OUTPUT[uiVSCOUNT, uiCXREG], call[uiWAKEOFF]; *disable cursor
                                                             ***********
 *How do I love thee? \mbox{\tt *Let} me count the ways.
 *This is the best accounting that I can mannage for what goes on in the *horizontal scans during vertical retrace \,
  *uiVS5 keyboard
*uiVS6 cursor setup
  * load cursor
                    subtotal
                                                                                             12
 *The UTLF gives 404 or 405 visible lines for even or odd fields respectively *(see uiEVX and uiODX). In order achieve an 875 line scan the UTLF must idle *21 lines.
 uivSCOUNT 25C;
uivsloop: dblgoto[.+1, uivSlo, alu#0];
lu-uiMPSTATUS, call[keyCheck];
call[uiWAKEOFF];
                          uivsCount (uivsCount)-1, goto[uivsloop];
```

*We are in the last scan line of a vertical sync pulse. *Set up uiVSCOUNT for the next field. *uiLINK has rv420, fetched during VS4. uiVS10: uiCRWORD+ (uiCRWORD) AND NOT (2C); *ProVS + 0
OUTPUT[uiCRWORD, uiCREG];
uiBUFPTR+ (uiBUFPTR) OR (100000C);
LU+ LDF[uiCRWORD, 17, 1];
T+ uiLTNESPFRFIELD, DBLGOTO[uiEVX, uiODX, ALU=0];
uiEVX: uiVSCOUNT+ T, COTO[uiDCBDONE];
uiODX: uiVSCOUNT+ (ZERO)+(T)+1, GOTO[uiDCBDONE];

end[uitask];

```
* MicroD 8.7 (OS 16) of June 8, 1979
* Last edited by Chang, September 12, 1979 10:52 AM
* edited by Chang, July 6, 1979 6:12 PM
* edited by Johnsson, June 18, 1979 5:24 PM
INSERT[OccupiedDefs];
           TITLE[Mesa1Occupied];
* Locations reserved on page 0
           IMRESERVE[0, 0, 2];
IMRESERVE[0, 100, 56];
IMRESERVE[0, 156, 10];
IMRESERVE[0, 166, 5];
IMRESERVE[0, 173, 4];
IMRESERVE[0, 177, 74];
IMRESERVE[0, 300, 32];
IMRESERVE[0, 335, 23];
IMRESERVE[0, 361, 17];
                                               * buffer trap and fault
                                             * PNIP
                                              * PNIP
                                              * LRJ
* Locations reserved on page 1
            * Locations reserved on page 2
           IMRESERVE[2, 0, 100]; * Reserved for RS232
IMRESERVE[2, 100, 172]; * overlayable init code
IMRESERVE[2, 370, 60]; * Reserved for RS232
IMRESERVE[2, 374, 1]; * overlayable init code
IMRESERVE[2, 376, 1]; * overlayable init code
st Locations reserved on page 3
           IMRESERVE[3, 0, 367];
IMRESERVE[3, 370, 10];
* Locations reserved on page 7
            IMRESERVE[7, 27, 1];
IMRESERVE[7, 76, 1];
                                              overlayed linkage locationoverlayed linkage location
* Locations reserved on page 10B
            IMRESERVE[10, 0, 363];
* Locations reserved on page 12B
            IMRESERVE[12,.0, 361];
* Locations reserved on page 148
            IMRESERVE[14, 0, 137];
* Locations reserved on page 15B
            IMRESERVE[15, 300, 1]; * overlayed linkage location
* Locations reserved on page 16B
            IMRESERVE[16, 0, 370]; * initialization
* Locations reserved on page 17B
            END;
```

```
* MicroD 8.6 (OS 16) of April 27, 1979

* at 18-Jun-79 16:08:59

* Last edited by Chang, July 16, 1979 3:16 FM

* edited by Johnsson, June 18, 1979 4:27 PM
INSERT[OccupiedDefs];
             TITLE[Mesa2Occupied];
* Locations reserved on page 0
             IMRESERVE[0, 0, 2]; * buff, IMRESERVE[0, 2, 12]; IMRESERVE[0, 156, 10]; * PNIP IMRESERVE[0, 300, 32]; * LRJ
                                                     * buffer trap and fault
* Locations reserved on page 2
             IMRESERVE[2, 100, 63];
* Locations reserved on page 4
            IMRESERVE[4, 0, 340];
IMRESERVE[4, 341, 1];
IMRESERVE[4, 345, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 365, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 361, 1];
IMRESERVE[4, 371, 1];
IMRESERVE[4, 375, 1];
IMRESERVE[4, 377, 1];
* Locations reserved on page 5
             IMRESERVE[5, 0, 400];
* Locations reserved on page 6
             IMRESERVE[6, 0, 362];
IMRESERVE[6, 365, 1];
IMRESERVE[6, 371, 1];
IMRESERVE[6, 375, 1];
IMRESERVE[6, 377, 1];
* Locations reserved on page 7
             IMRESERVE[7, 0, 400];
* Locations reserved on page 11B
             IMRESERVE[11, 0, 366];
* Locations reserved on page 13B
             IMRESERVE[13, 0, 400];
* Locations reserved on page 14B
             IMRESERVE[14, 137, 241];
* Locations reserved on page 15B
             IMRESERVE[15, 0, 374];
IMRESERVE[15, 377, 1];
* Locations reserved on page 16B
             IMRESERVE[16, 0, 357];
* Locations reserved on page 17B
             IMRESERVE[17, 0, 140];
             END;
```

```
insert[d0lang];
NOMIDASINIT;LANGVERSION;MULTDID;
insert[GlobalDefs];
IIILE[mj];
             MESA JUMP AND ARITHMETIC INSTRUCTIONS
* last modified by Johnsson, June 11, 1979 11:27 AM

* last modified by Sandman, May 9, 1979 2:24 PM

* last modified by Sandman, March 13, 1979 6:30 PM
% This code assumes that PCB, PCBh is a base register pair pointing to the current instruction quadword. The low two bits of PCB are 0, and the low 3 bits of the PC (which point to a byte within the quadword) are kept in the (hardware) register PCF.
Since code segments cannot cross 64K boundaries, and are limited to 32K words in length, the two bytes of PCBh are forced to be equal, rather than having the least significant byte differ from the msb by I as is the normal case for base registers.
PCF is incremented by the functions NextInst and NextData. It is assumed that the register PCX is loaded automatically from PCF at the start of every bytecode.
Only the low 3 bits of PCF are loaded by PCF+, but PCF and PCX contain 4 bits so that overflow will be handled properly. \%
MesaRefill6: gotop[MesaRefill], Pfetch4[PCB,IBUF,4], at[3377]; *refill for page 6
             ONPAGE[0];
*Buffer refill.
MesaRefill:
PCB ← (PCB) + (4C);
PCF ← RZero;
SwapBytes:
```

```
ONPAGE[6];
\% Jn, n=2-8. PCF points to the byte beyond the opcode when execution starts, so if PCF is odd, the opcode is in the even byte of the current word, if PCF is even, the opcode is in the odd byte of the previous word. The word displacement of the target from PCF[0:2] and the final lsb of the PC are:
                                                                                PCF
                           n
                                                                                 even
                                                                                1,0
1,1
2,0
2,1
3,0
                                                                                                            1.1
                                                                                                            2.1
                                                                                                            3.1
                                                                                 4.0
%
J2:
                          T+OC, GETRSPEC[127], dblgoto[JnE,JnO,Reven], opcode[200];
T+1C, goto[Jnx], opcode[201];
T+1C, GETRSPEC[127], dblgoto[JnE,JnO,Reven], opcode[202];
T+2C, goto[Jnx], opcode[203];
T+2C, GETRSPEC[127], dblgoto[JnE,JnO,Reven], opcode[204];
T+3C, goto[Jnx], opcode[205];
T+3C, GETRSPEC[127], dblgoto[JnE,JnO,Reven], opcode[206];
T+4C, goto[Jnx], opcode[207];
  J3:
J4:
  J5:
  J6:
  J8:
  J9:
  JnX:
                           T+ (ldf[GETRSPEC[127],14,3]) + (T), goto[Jn0com];
```

GETRSPEC[127], dblgoto[JnOCo, JnOCo, Rodd];

JnOCo: PCB ← (lsh[PCB,1]) + 1, goto[JnFin];

JnOCo: PCB ← (lsh[PCB,1]), goto[JnFin];

P6Tail: JnRET: lu ← NextInst[IBUF]; JnRETx: PCB ← (PCB) and not (3c), NIRET;

```
Jump Byto: alpha is a signed displacement from the opcode This works for -128 < alpha < 122.
This code (and that for JW) uses the register AllOnes as a temporary, and resets it when done.
JB: T← (NextData[IBUF])-1, opcode[210];
T ← (PCXREG) + (T); *PCX = 0..7 here (the NextData may have caused refill, but
*PCX is still correct, since PCX is loaded when the refill code returns)
*T has the signed BYTE displacement relative to PCB ^{\circ} If jumping backward in same quadword, negative may have become positive; *mask T to 8 bits
PCB \leftarrow (PCB) - (200C); *If bit 8 = 1, the quantity in I and AllOnes is the byte *displacement + 400b. We subtract 400b bytes from PCB. 
JBq: I \leftarrow rsh[AllOnes,1]; *form word displacement
*T has positive WORD displacement relative to PCB
JBy: Protch4[PCB,IBUF];
PCB + T;
PCF + Allones;
 *=****** Start of Pilot Code **********************
*#===== Start of Alto Code *******************************
T ← (lhmask[GetRSpec[127]]) OR T;
                                                                                                              *CycleControl is in bits 0:7
*T has signed WORD displacement relative to the opcode
                 ** Start of Pilot Code ***************************
JWx: T \( (PCFREG) + (T);

Allones \( \tau \tau \) \( \
T \leftarrow 100000C; *negative displacement - put in the bit that the shift is about to lose T \leftarrow (rsh[AllOnes,1]) or (T), goto[JBy]; T \leftarrow (rsh[AllOnes,1]), goto[JBy];
JWn:
JWp:
```

```
*Jump Equal n, n=2..9;

JEQ2: T ← (stack&-1), call [JEQEVtest], opcode[212];

T ← T, goto[JnECom]; * Load T for bypass kludgo
                                T ← (stack&-1), call [JEQODtest], opcode[213];
T ← (Form1[AllOnes]) ← (T), goto[JnOCom];
 JEQ3:
                               T ← (stack&-1), call [JEQEVtest], opcode[214];
T ← (Form1[AllOnes]) + (T), goto[JnECom];
 JEQ4:
                                T ← (stack&-1), call [JEQODtest], opcode[215];
T ← (Form2[AllOnes]) + (T), goto[JnOCom];
JE05:
                                T + (stack&-1), call [JEQEVtest], opcode[216];
T + (Form2[AllOnes]) + (T), goto[JnECom];
 JEQ6:
                                 T + (stack&-1), call [JEQODtest], opcodo[217];
T + (Form3[AllOnes]) + (T), goto[JnOCom];
JE07:
                                T + (stack&-1), call [JEQEVtest], opcode[220];
T + (Form3[AllOnes]) + (T), goto[JnECom];
 JEQ8:
                                T ← (stack&-1), call [JEQODtest], opcode[221];
T ← (Form4[AllOnes]) + (T), goto[JnOCom];
JEQ9:
JEQEVtest:
lu ← (stack&-1) - (T);
dblgoto[JEQjmp,JnRET,alu=0], T ← (ldf[GETRSPEC[127],17,1]);
JEQODtest:
	lu ← (stack&-1) - (T);
	dblgoto[JEQjmp,JnRET,alu=0], T ← OC;
JEQjmp: T \leftarrow (1df[GETRSPEC[127], 14,3]) + (T), return;
 *Jump Equal Byte
 \begin{array}{lll} \mbox{JEQB:} & \mbox{$\mbox{$\mbox{$\mbox{$\bf I$}$}$} & \mbox{$\mbox{$\bf C$}$} & \mbox{$\mbox{$\bf C$}$} & \mbox{$\mbox{$\bf I$}$} & \mbox{$\mbox{$\bf C$}$} & \mbox{$\mbox{
                          * T contains length of instuction (2)
T ← (NextData[IBUF]) - T;
 Ejmp:
                               T ← (PCFREG) + (T), goto[JBr];
Onojmp:
lu ← NextData[IBUF];
Onojmpx:
lu ← NextInst[IBUF],call[JnRETx];
 stkdif: lu ← (stack&-1) - (T), return;
```

```
T ← (stack&-1), call [JNEODtest], opcode[224];
T ← (Form1[AllOnes]) + (T), goto[JnOCom];
JNE3:
           T ← (stack&-1), call [JNEEVtest], opcode[225];
T ← (Form1[AllOnes]) + (T), goto[JnECom];
           T ← (stack&-1), call [JNEODtest], opcode[226];
T ← (Form2[AllOnes]) + (T), goto[JnOCom];
JNE5:
           T ← (stack&-1), call [JNEEVtest], opcode[227];
T ← (Form2[AllOnes]) + (T), goto[JnECom];
           T ← (stack&-1), call [JNEODtest], opcode[230];
T ← (Form3[AllOnes]) + (T), goto[JnOCom];
JNE7:
           T ← (stack&-1), call [JNEEVtest], opcode[231];
T ← (Form3[AllOnes]) + (T), goto[JnECom];
         T ← (stack&-1), call [JNEODtest], opcode[232];
T ← (Form4[AllOnes]) + (T), goto[JnOCom];
JNE9:
JNEODtest:
lu ← (stack&-1) - (f);
dblgoto[JNEjmp,JNEnojmp,alu#0], T ← OC;
JNEjmp: T \leftarrow (\text{Idf[GETRSPEC[127]}, 14,3]) + (T), \text{ return};
JNEnojmp:
lu ← NextInst[IBUF], call[JnRETx];
*Jump Not Equal Byte
JNEB: T ← (Stack&-1).call[stkdif], usectask, opcode[233];
JNEBx: T ← 2c, dblgoto[Ojmp,Enojmp,ALU#0];
         * T contains length of instuction (2)
T ← (NextData[IBUF]) - T, call[Ejmpx];
Enojmp:
          1u ← NextData[IBUF],call[Onojmpx];
```

```
T + (lhmask[GetRSpec[127]]) OR T; *CycleControl is in bits 0:7
T + (rsh[Stack,1]) + (T),task;
PFETCH1[CODE,RTEMP];
Stack&-1, dblgoto[JIB1,JIBr,Reven];
     T + (Idf[RTEMP,0,10]), goto[JWx];
T + (rbmask[RTEMP]), goto[JWx];
JIb1:
JIBr:
JIBnojmp:
lu ← NextData[IBUF], call[JIWnojmpx]; *skip alpha
///***** Start of Alto Code *********************
T ← (Ihmask[GetRSpec[127]]) OR T;
T ← (Stack&-1) + (T),task;
PFETCH1[CODE.RTEMP];
T ← RTEMP, goto[JWx];
                                      *CycleControl is in bits 0:7
J[Wnojmp:
lu ← NextData[IBUF]; *skip alpha
JIWnojmpx:
      x:
Stack&-1; *adjust the stack
lu ← NextData[IBUF], call[JnRET]; *skip beta
```

```
*ADD
                           T ← Stack&-1, opcode[250];
lu ← NextInst[IBuf];
Stack ← (Stack) + (T), NIRet;
 QADD:
 Addx:
  *SUB
 @SUB:
Subx:
                           T ← Stack&-1, opcode[251];
lu ← NextInst[IBuf];
Stack ← (Stack) - (T), NIRet;
*Multiply - The high half of the 32-bit product is left above the top of the stack * product low in Stack, hi in RTEMP1 * multipliplicand low in RTEMP, hi in xfMX * multiplier in xfMY * SALUF * Co., opcode[252]; * Saluf * O is a no op xfMY * T, UseCTask, call[PopToT]; * Saluf * O is a no op xfMY * T, UseCTask, call[PopToT]; * Stack&+1 * O c., skip[alu#O]; * tosts xfMY * T * Stack&+1 * O c., goto[mdPop]; RTEMP * T, call[.+1]; xfMY * (rsh[xfMY,1]) salufop (T), skip[reven]; * top of loop1 * Stack * (Stack) * (T), dblgoto[mulDone, MULa, alu=0]; MULb: T * RTEMP * (RTEMP) * (T), FreezeResult, skip[r>=0]; RTEMP1 * (RTEMP1) * 1, UseCoutAsCin, goto[mulLong]; RTEMP1 * (RTEMP1) * 1, UseCoutAsCin, return;
MULa: FreezeResult, goto[MULb];
mulLong:
                           :

xfMX ← 1c, call[.+1];

lu ← (xfMY) salufop (T), skip[reven]; * top of loop2

Stack ← (Stack) + (T);

RTEMP1 ← (RTEMP1) + 1, UseCoutAsCin;

RTEMP ← (RTEMP) + (T);

T ← xfMX, FreezeResult;

xfMX ← (xfMX) + (T) + 1, UseCoutAsCin;

xfMY ← (xfMX) + (T) + 1, UseCoutAsCin;

xfMY ← rsh[xfMY, 1], skip[reven];

T ← RTEMP1 ← (RTEMP1) + (T), dblgoto[mdPush, MULc, alu=0];

T ← RTEMP, return;
MULc: T ← RTEMP, return;
mulDone: T + (RTEMP1) + 1, UseCoutAsCin, goto[mdPush];
mdPush: Stack&+1 < T, goto[mdPop];
mdPop: Stack&-1, goto[P6Tail];</pre>
 PopToT: T ← Stack&-1, FreezeResult, return;
*Double
DBL: T < lsh[Stack&-1,1], Opcode[253];
PushTP6: lu < NextInst[IBUF];
Stack&+1 < T, NIRET;
```

```
*Divide - (TOS-1)/TOS. Single word dividend, single word divisor, no check for overflow.
*The remainder is left above the stack.

@DIV: MNBR \( \text{Stack&-1}, \text{ opcode}[254]; \)
\[ T \( \text{ Oc}, \text{ goto}[LDIVX]; \)
*Long Divide - (TOS-1),,(TOS-2)/TOS. Double word dividend, single word divisor, no check for overflow. *The remainder is left above the stack.

* dividend low in Stack; hi in RTEMP

* divisor in T
* divisor in T

* quotient appears in Stack; remainder in RTEMP

@LDIV: MNBR + Stack&-1, call[PopToT], opcode[265];

LDIVx: RTEMP + T, LoadPage[opPage0];

T + MNBR, gotop[.+1];

onpage[opPage0];

lu + (RTEMP) - (T), goto[zerodivide, alu=0];

goto[dividecheck, carry];
                   goto[dividecneck, Garry],
nop;
rent < 17c, call[divStart];
lu < RTEMP1; * top of loop
RTEMP < (RTEMP) - (T), skip[alu=0]; * subtract divisor
Stack < (1sh[Stack,1]) + 1, dblgoto[divs1, divs0, r<0]; * q bit 1
skip[nocarry];
Stack + (1sh[Stack,1]) + 1, dblgoto[divs1, divs0, r<0]; * q bit 1
RTEMP + (RTEMP) + (T); * add back divisor
t:
divStart:
                    Stack \leftarrow lsh[Stack,1], dblgoto[divs1, divs0, r<0]; * q bit 0
                   rcnt ← (rcnt) = 1, goto[divDone1, r<0]; * shift 1
RTEMP ← (lsh[RTEMP,1]) + 1, dblgoto[divhs1, divhs0, r<0];
                   rcnt ← (rcnt) - 1, goto[divDone2, r<0]; * shift 0
RfEMP ← lsh[RTEMP,1], dblgoto[divhs1, divhs0, r<0];
divs0:
divhs1: RTEMP1 \leftarrow 1c, return; * next quotient bit known to be 1 divhs0: RTEMP1 \leftarrow 0c, return; * next quotient bit unknown
                                       T & RTEMP, LoadPage[opPage2], goto[divPush];
T & RTEMP, LoadPage[opPage2], goto[divPush];
Stack&+1 & T, gotop[mdPop];
divDone1:
divDone2:
divPush:
                                      T ← sDivideCheck, goto[doTrapP4];
T ← sZeroDivisor, goto[doTrapP4];
zerodivide:
                   onpage[opPage2];
```

```
*Negate

@NEG: T + Stack&-1, Opcode[256];
T + (Zero) - (T), goto[PushTP6];
*Increment QIMC: T \leftarrow (Stack\&-1) + 1, goto[PushTP6], Opcode[257];
            T ← Stack&-1, Opcode[260];
Stack ← (Stack) and (T), goto[P6Tail];
*OR
             T + Stack&-1,.Opcode[261];
Stack + (Stack) or (T), goto[P6Tail];
00R:
 *XOR
             T ← Stack&-1, Opcode[262];
Stack ← (Stack) xor (T), goto[P6Tail];
@XOR:
*Shift
@SHIFT: T 

Stack&-1, Opcode[263];

dblgote[ShiftRight,ShiftLeft,ALU<0] , RTEMP 

T ;
ShiftRight: RTEMP & (RTEMP) + (17C);
db1goto[SHF1,SHF2,Carry];
SHF2: goto[P6Tail],Stack & Zero;
SHF1: CycleControl & RTEMP;
goto[P6Tail],Stack & RF[Stack];
                                                                 *shift count > 17 , use zero
*T has positive count. form 0,,-count, then use WFA
SHF3: RTEMP ← (Zero) - (T) - 1;
RTEMP ← (RTEMP) and (17C);
CycleControl ← RTEMP;
goto[P6Tail],Stack ← WFA[Stack];
```

```
*Double Add
*Double Subtract

@DSUB: MMBR & Stack&-1, call[GetTDecStk2], opcode[265]; *point to 1sb of top doubleword Stack & (Stack) - (T); * subtract low bits Stack&+1, goto[dSubC, NoCarry]; *point to msb of second doubleword T & MNBR, goto[Subx]; *remember msb of top doubleword (TOS)

dSubC: T & (MNBR) + 1, goto[Subx];
Get[DecStk2:
                                 T ← (Stack&-2), return; *grab it, point to 1sb of second doubleword
*Double Compare:
*If (TOS-2),.(IOS-3) < TOS,,(TOS-1), push -1
*If (TOS-2),.(TOS-3) = IOS,,(TOS-1), push 0
*If (TOS-2),.(TOS-3) > TOS,,(TOS-1), push 1
*Comparisons are unsigned
DUCOMP: T ← Stack&-2, Opcode[267];
DUCOMPy:

1u ← (Stack&+1) - (T); *Compare msb's, point at 1sb of high doubleword
goto[DUCompareLowBits, ALU=0], T ← Stack&-2, FREEZERESULT; *grab 1sb of top doubleword,
*point at 1sb of second doubleword
DUCompx: db1goto[DUCompt, DUCompG, NoCarry];
                                  T + (RZero) - 1, goto[DUCompEqual];
T + (RZero) + 1, goto[DUCompEqual];
DUCompL:
DUCompareLowBits: T ← (Stack) - (T);
goto[DUCompEqual, ALU=0], FREEZERESULT;
dblgoto[DUCompL, DUCompG, NoCarry];
DUCompEqual:
                                  Stack + T, goto[P6Tail];
*ADD01 - on D0, equivalent to ADD ADD01: goto[Addx], T \leftarrow Stack&-1, Opcode[270];
 *Unused opcodes on page 6
                 opcodes on page 6

I + sUn implemented, goto[doTrapP6], opcode[271];

I + sUn implemented, goto[doTrapP6], opcode[272];

I + sUn implemented, goto[doTrapP6], opcode[273];

I + sUn implemented, goto[doTrapP6], opcode[274];

I + sUn implemented, goto[doTrapP6], opcode[276];

I + sUn implemented, goto[doTrapP6], opcode[276];

I + sUn implemented, goto[doTrapP6], opcode[277];

6:
doTrapP6:
                 LoadPage[opPage3];
gotop[kfcr];
```

END;

```
inscrt[dolang];
NOMIDASINIT; LANGVERSION; MULTDIB;
inscrt[GlobalDefs];

modified by Johnsson, October 9, 1979 4:44 PM, RFSL stack error modified by Sandman, September 18, 1979 10:34 AM, AR 1708 LINKB
modified by Chang, September 7, 1979 4:24 PM, move Initend to page 0
modified by Johnsson, June 28, 1979 10:11 AM
modified by Chang, May 27, 1979 2:09 PM, nail down Initend
modified by Sandman, April 5, 1979 2:43 PM

* End of initialization and start of emulators
MC[PilotRunning, 202];
MC[AltoRunning, 214];
MC[AltoMDS, 0];
MC[PilotMDS, 76];
        ONPAGE[TimerPage];
T & GLOBALhi & (Ish[GLOBALhi, 10]) of xfWDC & 1c;
NWW & 0c;
MDS & 0c;
MDShi & T;
TickCount & 3c;
xfXTSReg & 0c;
LOCALhi & T, LoadPage[opPage3];
MemStat & (Normal), gotop[MStart];
*Common tail and refill for instructions on page 4
        ONPAGE[4];
ill4: gotop[MesaRefill], Pfetch4[PCB,IBUF,4], at[2377];
MesaRefill4:
P4Tail: lu 	NextInst[IBUF]; *common tail for page 4 - MUST READ R to interlock
P4Tailx:
NOPpcfneg: PCB (PCB) - (4c), goto[P4Tail];
* Monitor instructions in xPR.mc
P4Ret: BINGRN;
```

```
*load Local n, n=0-7

ILO: Pfetch|[LOCAL,Stack,4], goto[P4Tail], opcode[10];

LL1: Pfetch|[LOCAL,Stack,5], goto[P4Tail], opcode[11];

LL2: Pfetch|[LOCAL,Stack,6], goto[P4Tail], opcode[12];

LL3: Pfetch|[LOCAL,Stack,1], goto[P4Tail], opcode[13];

LL4: Pfetch|[LOCAL,Stack,1], goto[P4Tail], opcode[13];

LL4: Pfetch|[LOCAL,Stack,1], goto[P4Tail], opcode[16];

LL5: Pfetch|[LOCAL,Stack,12], goto[P4Tail], opcode[16];

LL7: Pfetch|[LOCAL,Stack,12], goto[P4Tail], opcode[17];

*Load Local Byto

LLB: T * NextData[IBUF], opcode[20];
Pfetch|[LOCAL,Stack], goto[P4Tail];

*Joad Local Double Ryto

LLDB: T * NextData[IBUF], opcode[21];

LLDB: T * NextData[IBUF], opcode[21];

LLDB: Pfetch|[LOCAL,Stack], carl[F0]];

*If F01 roturns, quadOVF has occurred. Fetch the first word into RFEMP

CALL[IncTi], Pfetch|[LOCAL,Stack], carl[F0]];

*Pottch|[LOCAL,Stack], goto[DoubleReadTail];

*By this time, we know that the first fetch has not faulted. If the second one faults,

*Line Fourth instruction after the Pfetch will be aborted. If we wait to update the first

*Word, we don't have to toll the fault handler anything about the state of the memory.

DoubleReadTailx: T * RTEMP;

Stack*-1; **Adjust the stackpointer to point to the first word of the pair

DoubleReadTailx: T * RTEMP;

Stack*-1; **Adjust the stackpointer modified by the failed fetch to point

*one below the SECOND word to be fetched.

*Store Local n, n=0-7

*Store Local n, n=0-7

Store[LOCAL,Stack,4], goto[P4Tail], Opcode[22];

SL1: PStore[LOCAL,Stack,4], goto[P4Tail], Opcode[22];

SL3: PStore[LOCAL,Stack,5], goto[P4Tail], Opcode[23];

*Store Local Nyte

SLB: T * NextData[IBUF], opcode[32];

PStore[LOCAL,Stack,1], goto[P4Tail], Opcode[21];

*SLB: T * NextData[IBUF], opcode[32];

PStore[LOCAL,Stack,1], goto[P4Tail], Opcode[31];
```

```
*Put Local n, n=0-3. Equivalent to SLn.Push
PLO: PStore[[LOCAL, Stack, 4], goto[PutTail], opcode[33];
PL1: PStorel[LOCAL, Stack, 5], goto[PutTail], opcode[34];
PL2: PStorel[LOCAL, Stack, 6], goto[PutTail], opcode[35];
PL3: PStorel[LOCAL, Stack, 7], goto[PutTail], opcode[36];
PL3: PStoreI[LOCAL,Stack,7],goto[Putla11],opcode

* increment stkp by hand so not caught by interlock
*Load Global n, n=0-7
LGO: Pfetchi[GLOBAL, Stack, 3], goto[P4Tail], opcode[37];
LG1: Pfetchi[GLOBAL, Stack, 4], goto[P4Tail], opcode[40];
LG2: Pfetchi[GLOBAL, Stack, 6], goto[P4Tail], opcode[41];
LG3: Pfetchi[GLOBAL, Stack, 6], goto[P4Tail], opcode[42];
LG4: Pfetchi[GLOBAL, Stack, 7], goto[P4Tail], opcode[43];
LG5: Pfetchi[GLOBAL, Stack, 10], goto[P4Tail], opcode[43];
LG6: Pfetchi[GLOBAL, Stack, 11], goto[P4Tail], opcode[45];
LG7: Pfetchi[GLOBAL, Stack, 12], goto[P4Tail], opcode[46];
*Load Global Byte
LGB: I ← NextData[IBUF], opcode[47];
Pretch1[GLOBAL,Stack], goto[P4Tail];
*Store Global n, n=0-7
               Global n, n=0-7
PStore1[GLOBAL,Stack,3], goto[P4Fail], Opcode[51];
PStore1[GLOBAL,Stack,4], goto[P4Fail], Opcode[52];
PStore1[GLOBAL,Stack,5], goto[P4Fail], Opcode[53];
PStore1[GLOBAL,Stack,6], goto[P4Fail], Opcode[54];
 SGO:
 SG 1:
 SG3:
 *Store Global Byte

SGB: T ← NextData[IBUF], opcode[55];

PStore1[GLOBAL,Stack], goto[P4Tail];
 *Load Immediate n, n=0-6
               111.
 LI2:
LI3:
LI4:
 115:
 LIG:
 *Load Immediate Negative 1.
LIN1: T ← (Zero)-1, goto[PushT], Opcode[65];
 *Load Immediate Negative Infinity
LINI: T ← 100000c, goto[PushT], Opcode[66];
*Load Immediate Byte
LIB: T < NextData[IBUF], Opcode[67];
PushT: lu < NextInst[IBUF];
Stack&+1 < T, NIRET;
T \leftarrow (1hmask[GetRSpec[127]]) OR T, goto[PushT];
 *Load Immediate Negative Byte
               T \leftarrow 177400c, opcode[71];

T \leftarrow NextData[IBuf] OR T, call[PushT];
```

.

.

```
*Common tail and refill for instructions on page 5
OuPage[5];
MesaRefill5: gotop[MesaRefill], Pfetch4[PCB, XBUF, 4], at[2777];
P5Tail: lu + HextInst[IBUF];
P5Tailx:
                   NIRET:
*Read n, n=0-4
         , n=0-4

T ← (Stack&-1) + (0c), goto[ReadTail], 0pcode[100];

T ← (Stack&-1) + (1c), goto[ReadTail], 0pcode[101];

T ← (Stack&-1) + (2c), goto[ReadTail], 0pcode[102];

T ← (Stack&-1) + (3c), goto[ReadTail], 0pcode[103];

T ← (Stack&-1) + (4c), goto[ReadTail], 0pcode[104];
R0:
R1:
R2:
R4:
*Read Byte
          yte
T ← NextData[IBUF], Opcode[105];
T ← (Stack&-1) + (T), goto[ReadTail];
ReadTail:
                   Pfetch1[MDS,Stack],goto[P5Tail];
*Write Byte
WB: T \( \text{NextData[IBUF]}, \text{Opcode[111]};
\[ \text{f \( \text{(Stack&-1)} + (T), \text{goto[WriteTail]};} \]
WriteTail:
                   PStore1[MDS,Stack], goto[P5Tail];
*//***** Start of Alto Code *********************
AlignField:
          usectask, gotop[AF6];
onpage[6];
         onpage[6];
T ← apc&apctask;
RIEMP ← T;
lu ← GctRSpcc[127], skip[R even];
lu ← NextData[IBuf];
lu ← CycleControl ← NextData[IBUF]; *get field descriptor
T ← NextData[IBUF]; *get offset
apc&apctask ← RTEMP;
AF6:
T \leftarrow (Stack&-1) + (T), call[FetchMDSToStack]; *add pointer, fetch lu \leftarrow NextInst[IBUF]; Stack \leftarrow RF[Stack], NIRET; *do the work on the stack
RFy:
RFx:
FetchMDSToStack:
                            Pfetch1[MDS,Stack],RETURN;
*Write Field
WFv:
FetchMDSToRTEMP: Pfetch1[MDS,RTEMP]; P5Ret: RETURN; *allow time for T to be written
```

```
*Read Double Byte
RDB: T + NextData[BUF], Opcode[114];
    T + (Stack&-1) + (I), LoadPage[4], goto[DoubleRead];

*Road Double O
RDG: T + Stack&-1, LoadPage[4], Opcode[115];
DoubleRead: PfethRJ[MDS, Stack], callp[FQT];

*If FOF returns, quadOVF has occurred. See LLDB.
    Call[IncTp6], PfetchI[MDS, RTEMP];

PfetchI[MDS, Stack];
DoubleReadx: LoadPage[4];
    Stack&-1, gotop[DoubleReadTailx];

IncS2T1: Stack&-1, gotop[DoubleReadTailx];

IncS2T2T1: Stack&-2; *Increment stkp by 2, and...
IncTlp6: T + (Zero) + (I) + 1, RETURN; *increment I by 1

*Write Double Byte
WDB: T + NextData[IDUF], opcode[116];
    T + (Stack&-1) + (I);

DoubleWrite: PStore2[MDS, Stack], call[SDT];
*If S0T returns, do two single stores
    PStore1[MDS, Stack], goto[WSDDx];

*Write Double O
WDO: T + Stack&-1, goto[DoubleWrite], opcode[117];

SQT: goto[+2, quadOVF];
    Iu + NextInst[IBUF], call[FDTailx];
    Stack&-1, return; *set stkp to point to the first word to be stored

*Road String
RSTR: T + CHextData[IBUF], call[FMSTRX], opcode[120]; *get alpha
    Iu + RITEMP1, doligoto[RSTRLeft, RSTRRight, Reven], LoadPage[4];

RSTRRight: T + rsh[RTEMP], gotop[PushT];

*Write String
WSTR: T + CHextData[IBUF], call[RWSTRX], opcode[121];
    RERPH + (I, Mol)goto[RSTRLeft, RSTRRight, Reven], toadPage[4];

RSTRRight: T + rsh[RTEMP], gotop[PushT];

*Write String
WSTR: T + CHextData[IBUF], call[RWSTRX], opcode[121];
    RERPH + (I, Mol)goto[MSTRLeft, WSTRRight, Reven]; *test low bit of RTEMP1, save pointer
WSTRRight: T + rhmask[RTEMP] or (I), goto[WFX];

WSTRRight: T + chmask[RTEMP] or (I), goto[WFX];

WSTRRight: T + (Stack&-1); *pointer
    T + (Stack&-1); *
```

```
*Road Indexed by Local Pair

RXLP: T + NextData[IBUF], opcode[122];

RTEMP1 + T, call[LPPointer];

T + (Stack&-1) + (T), goto[RILPX];

*Write Indexed by Local Pair

WXLP: T + NextData[IBUF], opcode[123];

RTEMP1 + T, call[LPPointer];

T + (Stack&-1) + (T), goto[WILPX];

*Road Indirect Local Pair

RILP: T + NextData[IBUF], opcode[124];

RTEMP1 + T, call[LPPointer];

RILPX: T + (RTEMP) + (T), goto[ReadTail];

*Read Indirect Global Pair

RIGP: T + NextData[IBUF], opcode[125];

RIEMP1 + T, call[GPPointer];

RIGPX: T + (RTEMP) + (T), goto[ReadTail];

*Write Indirect Local Pair

WILP: T + NextData[IBUF], opcode[126];

RIEMP1 + T, call[LPPointer];

WILPX: T + (RTEMP) + (T), goto[WritoTail];

*Read Indirect Local O

RILO: Pfetch1[LOCAL, RTEMP, 4], call[P5Ret], opcode[127];

T + RTEMP, goto[ReadTail];

LPPointer: T + 4c; *offset of local O

T + (ldf[RTEMP1, 10, 4]) + (T);

Pfotch1[LOCAL, RTEMP];

LPPointer: T + 3c; *offset of global O

T + (ldf[RTEMP1, 10, 4]) + (T);

Pfetch1[GLOBAL, RTEMP], goto[LPPointerx];
```

```
*Write Swapped 0
WSO: I + (Stack&-1), call[WSPointer], opcode[130]; *T + data
WSOx: PStore1[MDS, RTEMP], goto[P5Tail];
WSPointer: RTEMP ← T;
T ← Stack&-1, return; *T ← pointer
*# **** Start of Alto Code **********************************
T \leftarrow (Stack&+1) + (T), call[FetchMDSToRTEMP]; *T \leftarrow pointer RTEMP1 \leftarrow T; *save pointer T \leftarrow WFA[Stack&-2], goto[WFy];
*Write Swapped Double Byte
WSDB: T + NextData[IBUF], opcode[133];
Stack&-2;
I + (Stack&+2) + (T); *T + pointer + alpha
Pstore2[MDS, Stack];
goto[.+2, quadOVF];
WSDBx: stack&-1, goto[P5fail]; *back up stkp over pointer
*Do two single stores
*Do two single stores
        Stack&+1;
        Stacker;
Pstorel[MDS, stack], call[IncS2T1];
Pstorel[MDS, stack];
Stack&-2, goto[P5fail]; *back up stkp over lsb(data) and pointer
*//***** Start of Alto Code ******************************
\label{eq:total_total} \begin{split} T &\leftarrow (Stack\&-1) + (T), \ call[FetchCODEToStack]; \\ 1u &\leftarrow NextInst[IBUF], \ call[RFx]; \end{split}
                      Pfetch1[CODE,Stack], return;
FetchCODFToStack:
*Read Field Stack
        T < (Stack&-1), call[StackFD], opcode[135];
CycleControl + RTEMP, goto[RFy];
*Write Field Stack
WFS: T + Stack&-1, call[StackFD], opcode[136];
CycleControl ← RTEMP, goto[WFz];
*Displacement is in left byte, FD is in right byte StackFD: RTEMP \leftarrow T; T \leftarrow rsh[RTEMP, 10], return; *get displacement
```

```
*Read Indexed by Local Pair Long

RXLPL: T ← NextData[IBUF], opcode[143];

RIEMP ← T, call[LocalLP];

T ← (Stack&-1) + (T), goto[RILPLx];
*Write Indexed by Local Pair Long
WXLPL: T < NoxtData[IBUF], opcode[144];
RTEMP < T, call[LocalLP];
T < (Stack&-1) + (T), goto[WILPLX];
*Read Indexed by Global Pair Long
RXGPL: T + NextData[IBUF], opcode[145];
RIEMP + T, call[GlobalLP];
T + (Stack&-1) + (T), goto[RILPLX];
*Write Indexed by Global Pair Long
WXGPL:
           T ← NextData[IBUF], opcode[146];
RTEMP ← T, call[GlobalLP];
T ← (Stack&-1) + (T), goto[WILPLx];
*Write Indirect Local Pair Long
WILPL: T \( \text{NextData[IBUF], opcode[150];} \)
RTEMP \( \tau \), call[LocalLP];
WILPLx: Pstorel[LP,Stack], goto[P5Tail];
*Read Indirect Global Pair Long
RIGPL: T < NoxtData[IBUF], opcode[151];
RIEMP < T, call[GlobalLP];
Pfotch1[LP,Stack], goto[P5Tail];
*Write Indirect Global Pair Long
WIGPL: T ← NextData[IBUF], opcode[152];
RTEMP ← T, call[GlobalLP];
Pstore1[LP,Stack], goto[P5Tail];
```

```
*Read String Long
RSTRL: T + CNextData[IBUF], call[RWSTRLx], opcode[163];
T + rsh[RTEMP1, 1], call[FetchLPToRTEMP];
lu + RTEMP1, dblgoto[RSTRLeft, RSTRRight, Reven], LoadPage[4];
\label{eq:force_force} Fotch \mbox{MBR:} Fotch \mbox{LPToRTEMP:} \mbox{ $P$ fetch $I$ [LP,RTEMP], $goto[P5Ret]$; * allow time to write $T$ $$
          : T ← (Stack&-1) + (T);
RTEMP1 ← T, goto[StackLP]; *RTEMP1 ← String index
*Write String Long

WSTRL: T ← CNextData[IBUF], call[RWSTRLx], opcode[154];

T ← rsh[RTEMP1, 1], call[FetchLPToRTEMP];

RTEMP1 ← T, dblgoto[WSTRLLeft, WSTRLRight, Revon]; *test low bit of RTEMP1

WSTRLLeft: T ← lsh[Stack8-1, 10];

RTEMP ← (rhmask[RTEMP]) or (T), goto[WFLx];

WSTRLRight: T ← rhmask[Stack8-1];

RTEMP ← (lhmask[RTEMP]) or (T), goto[WFLx];
RFLx: u \leftarrow NextInst[IBUF], call[RFx];
\label{eq:fitting} FetchMNBRLPToStack: \qquad T \leftarrow MNBR; \\ FetchLPToStack: \ Pfetcht[LP,Stack], \ goto[P5Ret]; \ * \ allow \ time \ to \ write \ T
RIEMP1 ← T:
          RTEMP1 ( 1;

T \( \text{WFA[Stack&-1];}

RTEMP \( \text{WFB[RTEMP]} \) or (T);

T \( \text{RTEMP1;}

Pstore1[LP,RTEMP], goto[P5Tail];
WFLy:
*Read Field Stack Long

RFSL: T ← Stack&-1, call[[toRTEMP], opcode[157];

CycleControl ← RTEMP, call[StackLP];
             ← rsh[RTEMP, 10];
Pfetch1[LP,Stack], goto[RFLx];
*Write Field Stack Long
WFSL: T ← Stack&-1, call[TtoRTEMP], opcode[160];
CycleControl ← RTEMP, call[StackLP];
T ← rsh[RTEMP,10], call[FetchLPToRTEMP];
*#****** Start of Alto Code *****************
RTEMP1 \leftarrow T, goto[WFLy];
TtoRTEMP:
                    RTEMP < T, return;
```

```
*Lengthen Pointer

OLP: T 

Stack, opcode[161];

goto[PushTP5, ALU#0], T 

rsh[MDShi,10]; *test for NIL

T 

Oc;
PushTP5:
        :
lu ← NextInst[IBuf];
Stack&+1 ← T, NIRET;
*Store Global Double Byte
SGDB: T \( \text{NextData[IBUF]}, \) opcode[163];
Pstore2[GLOBAL,Stack], call[SQT];
Pstore1[GLOBAL,stack], call[IncS2T1];
Pstore1[GLOBAL,Stack], goto[WSDBx];
*Push
PUSH:
        Stack*+1, goto[P5Tail], opcode[164];
*Pop
POP:
        Stack&-1, goto[P5Tail], opcode[165];
*Duplicate
DUP: T ← Stack&-1, opcode[170];
Stack&+2 ← T, goto[P5Tail];
 *=****** Start of Pilot Code *******************************
*NIL Check
NILCK: T ← Stack&-1, Opcode[171];
NILCKx: Stack&+1, dblgoto[doTrapP5, P5Tail, ALU=0], T ← sPointerFault;
*NIL Check Long
NILCKL: T ← Stack&-1, opcode[1/2];
lu ← (Stack) or (T), goto[NILCKx];
*Unimplemented opcodes on page 5

T \( \epsilon \) sUnimplemented, goto[doTrapP5], opcode[174];

T \( \epsilon \) sUnimplemented, goto[doTrapP5], opcode[175];

T \( \epsilon \) sUnimplemented, goto[doTrapP5], opcode[176];

T \( \epsilon \) sUnimplemented, goto[doTrapP5], opcode[177];
                LoadPage[opPage3];
doTrapP5:
        gotop[kfcr];
```

end;

```
insert[d0lang];
NOMIDAS(NIT;LANGVERSION;MULTDIB;
insert[GlobalDofs];
TITLE[xpr];
  * Process Microcode; Last Modified by Sandman on April 5, 1979 9:01 AM
 *PSB format
*PSB format
MC[CleanUpOffsot, 1];
MC[TimeOffsot, 2];
MC[FlagsOffsot, 3];
MC[FrameOffsot, 4];
MC[Priority, 7];
MC[WaitingOnCV, 10];
MC[AbortPending, 40];
MC[ImeoutAllowed, 100];
MC[EnterFailed, 100000];
MC[SizoPSB, 5];
 *Monitor Lock format MC[LockBit, 100000];
 *Condition Variable format MC[WWBit, 100000];
  * Constants
 **Constants
MC[CleanQueue1, 0];
MC[CleanQueue2, 1];
MC[NegInfinity, 100000];
MC[CVBase, 40];
MC[TimerBit, 20];
MC[TimerBit, 344];
 *Dispatch bas address
SET[ProcessDisp, LSHIFT[prPage,10]];
 PRFlags holds opcode dispatch values and general flags. Its interpretation is:
                                  0 => Clean Queue 1
1 => Clean Queue 2
     bit 0
     bit 10
                                  0 => Requeue not done
1 => Requeue done
     bits 16,17
                                  0 => Notify
                                  1 => Broadcast
2 => Naked Notify
3 => not used
     bits 12-15
                                  Opcode Dispatch
 \Lambda 11\ flag constants except NakedNotifyFlags are cycled right 1 in order to set bit 0 if necessary.
*Flag values
MC[MEFlags, 0];
SET[MEloc, 0];
MC[MEFlags, 21];
SET[MRHoc, 2];
MC[MXWFlags, 51];
SET[MXWloc, 5];
MC[MXDFlags, 661];
SET[MXDFlags, 100];
MC[BCASTFlags, 100];
MC[BCASTFlags, 102];
SET[WakeHeadloc, 10];
MC[REOFlags, 130];
SET[REOloc, 13];
MC[RequeueOccured, 200];
                                                                   * Dispatch to 0
                                                                   * Dispatch to 2, Clean Queue 2
                                                                   * Dispatch to 5, Clean Queue 2
                                                                   * Dispatch to 6, Clean Queue 2
                                                                   * Dispatch to 10, Clean Queue 1, Notify
* Dispatch to 10, Clean Queue 1, Broadcast
                                                                   * Dispatch to 13
                                                                   * Clean Queue 1, Naked Notify, not cycled
* Requeue occured, not cycled
```

```
ONPAGE[opPage0];
 *ME
           GOTO[CheckLong1], PRFTags + (MEFTags), opcode[1];
                                                                                          * Monitor Lock
QME:
 *MRE
OMRE:
           GOTO[CheckLong2], PRFlags + (MREFlags), opcode[2];
                                                                                          * CV, Lock
 *MXW
           PRF1ags \leftarrow (MXWF1ags) , opcode[3];
                                                                                          * Time, CV, Lock
@MXW:
           T + Stack&-1;
GOTO[CheckLong2], Process + T;
MXWx:
 *MXD
QMXD:
           GOTO[CheckLong1], PRFlags \leftarrow (MXDFlags), opcode[4];
                                                                                          * Monitor Lock
 *NOTIFY
ONOTIFY:
GOTO[CheckLong1], PRFlags ← (NOTIFYFlags), opcode[5];
@BCAST: GOTO[ChockLong1], PRFlags ← (BCASTFlags), opcode[6];
                                                                                          * CV
@REQUEUE:
PRFlags ← (REQFlags), goto[MXWx], opcode[7];
                                                                                          * Process, Q1, Q2
CheckLong2:

T ← (373c); * Stkp value for two long pointer operands (4).

T ← (nStkp) XOR (T); * Check for stack size of 4.

T ← RHMask[MDShi], dblgoto[Short2, Long2, ALU#0];
CheckLong1:

T ← (375c); * Stkp value for one long pointer operand (2).

T ← (nStkp) XOR (T); * Check for stack size of 2.

T ← RHMask[MDShi], dblgoto[Short1, Long1, ALU#0]; .
Short2: Queue2hi ← T, call[FixQueue2];
T ← RHMask[MDShi], goto[Short1];
Long1: T ← Stack&-1;
Short1: Queue1Hi ← T, goto[FixQueue1];
FixQueue2:

T ← Queue2hi ← (lsh[Queue2hi,10]) + (T) + 1;
Queue2hi ← (fixVA[Queue2hi]) or (T);
T ← Stack&-1;
           Queue2 ← T, return;
Queuel (T;

lu (Queuelhi) OR (T);

T Queuelhi, skip[alu = 0];

f Queuelhi (Ish[Queuelhi,10]) + (T) + 1;

Queuelhi (fixVA[Queuelhi]) or (T), goto[ProcessOps];
ProcessOps:
LoadPage[prPage];
Dispatch[PRFlags, 11, 4], gotop[ProcessDispatch];
           OnPage[prPage];
ProcessDispatch:
    PRFlags ← RCY[PRFlags, 1], Disp[MEnter];
```

```
Monitor Enter;
                           Input
             Oucue1
                                         Baso register pointing at monitor queue
                           Temps
                                         process handle
                           Constants
PSB 21B, address of CurrentPSB 100000B, lock bit of Monitor Lock
              CurrentPSB
MEnter: T ← (CurrentPSB), call[Queue1ToMQ], AT[ProcessDisp, MEloc];
lu ← MQ, goto[MELocked, R >= 0];
MQ ← (MQ) AND NOT (LockBit), call[MQToQueue1];
MREMONDER:
Stack&+1 ← 1C; * even location
PrTail: LoadPage[opPage0];
goto[P4Tail];
 MELocked:
              PFetch1[PBase, Process], goto[MREnterFailed];
              Monitor ReEnter;
                           Input
                                        Base register pointing at monitor queue Base register pointing at condition queue
              Queue1
              Queue2
                           Temps
              PBase
                                         Base register of PSBs
                                         process handle temp
              Process
              RTemp1
                          Constants

100000B, lock bit of Monitor Lock
Offset 1, offset of cleanup link in PSB
fset 3, offset of flags and priority in PSB
PSB 21B, address of CurrentPSB
sTrap 17B, offset of sProcessTrap in SD
              LockBit
              CleanUpOffset
              FlagsOffset
CurrentPSB
             sProcessFrap
MREnter:
* ignore ww bit* Clean up Queue1
 MREnterFailed:
              T ← Queue1;
Queue2 ← T, TASK;
              f ← Queue1hi;
Queue2hi ← T;
              Queuezni e ;;
f (Process) + (flagsOffset), call[PBaseToRTemp1];
Queue1hi e (ReadyQhi), call[ReadyInQueue1];
RTemp1 e (RTemp1) OR (EnterFailed), call[RTemp1ToPBase];
UseCTask, call[RequeueSub];
T e PRFlags, goto[ReSchedule];
```

```
Monitor Exit and Depart;
          Queue 1
                               Base register pointing at monitor queue
 useCTask, call[ExitMon], AT[ProcessDisp, MXDloc];
T ← PRFlags, goto[ReSchedule];
          Exit Monitor;
                     Input
           Queue 1
                                Base register pointing at monitor quoue
                               Base register of PSBs
process handle
process handle
return link
           PBase
           MQ
Process
           EMLink
           Constants
LockBit 100000B, Tock bit of Monitor Lock
 LockBit 100000B, lock bit of Monitor Lock
ExitMon:

T + APC&APCTask, call[Queue1ToMQ];
T + APC&APCTask, call[Queue1ToMQ];
EMLink ← T;
T ← MQ ← (MQ) AND NOT (LockBit);
goto[EMUnlock, alu = 0];
Pfetch1[PBase, Process], call[ReadyInQueue2];
UseCTask, call[RequeueSub];
call[Queue1ToMQ]; * Requeue may
goto[EMUnlock];

EMUnlock:
MQ ← (MQ) OR (LockBit);
PStore1[Queue1, MQ, 0], call[PRRot];
APC&APCTask ← EMLink, goto[PRRet];
                                                   * Requeue may have changed MQ
```

```
Monitor Exit and Wait;
                                                                                                        Input
                                                                                                                                                         Base register pointing at condition queue
Base register pointing at monitor queue
Timeout value
                                                      Queue2
                                                       Queue1
                                                                                                         Temps
                                                                                                                                                         Base register of PSBs process handle holds timeout value
                                                      PBase
                                                      MQ
PRTime
                                                      RTemp1
                                                                                                                                                         process handle
                                                  Constants

WWBit 100000B, ww bit of Condition tockBit 100000B, lock bit of Monitor Lock 11, offset of cleanup link in PSB 11meOffset 2, offset of flags and priority in PSB 11meOffset 3, offset of flags and priority in PSB 11meOffset 40B, WaitingOnCV bit of PSB 11meOutAllowed 01 tof PSB 11meOutAllowed 01
MXWait: T ← Process, AT[ProcessDisp, MXWloc];

PRTime ← T, UseCTask, call[CleanUpQueue];

T ← QTemp, call[SwapQTempAndQ2];

UseCTask, call[ExitMon];

T ← (CurrontPSB), call[PBaseToProcess];

T ← (Process) + (FlagsOffset), call[PBaseToRTemp1];

lu ← (RTemp1) AND (AbortPending);

goto[MXWAbort, alu # 0];

PFotch1[QTemp, MQ, 0];

call[PRRet];

MQ ← (NQ) AND NOT (WWBit), goto[MXWOntoCV, R >= 0];

PStorc1[QTemp, MQ, 0], call[PRRet];

T ← PRFlags, goto[ReSchedule];

MXWOntoCV:

lu ← PRTime;
                                                   MXWHaveTime:
   nop;
MXWHaveTimex:
                                                    limex:
Queuethi ← (ReadyQhi), call[ReadyInQueue1];
I ← Qlemp, call[SwapQIempAndQ2];
I ← (Process) + (FlagsOffset), call[RTemp1IoPBase];
UseCTask, call[RequeueSub];
I ← (Process) + (TimeOffset), call[PRTimeToPBase];
I ← (PRFlags, goto[ReSchedule];
  MXWAbort:
T < PRFlags, goto[ReSchedule];
   \begin{tabular}{ll} SwapQTempAndQ2: & MNBR \leftarrow Queue2, Queue2 \leftarrow T, NoRegILockOK; \end{tabular}
                                                    MNBR ← Queue2, Queue2 ← I, Nokegilockuk;
T ← MNBR;
Qfemp ← T;
T ← QTemphi;
MNBR ← Queue2hi, Queue2hi ← T, NoRegilockOK;
T ← MNBR;
Qfemphi ← T, return;
```

```
Notify Broadcast;
                                       Input
                                                           Base register of queue to be notified
                   Oueue1
                                       Temps
                                                           Base register of PSBs
process handle
process handle
process handle
Did something
                   PBase
                   MQ
RTemp1
                   Process
PRTime
PRFlags
                                                            flags
                                     Constants
100000B, ww bit of Condition
nity 100000B
Fiset 3, offset of Cleanup link in PSB
10B, WaitingOnCV bit in PSB
                   WWBit
NegInfinity
FlagsOffset
WaitingOnCV
WakeHead:
UscCTask, call[CleanUpQueue], AT[ProcessDisp, WakeHeadloc];
                  PRTime + (Zero), call[QueuelToMQ];
MQ + T + (MQ) AND NOT (WWBit);
lu + LDF[PRFlags, 16, 1], goto[WHExit, alu = 0];
T + MQ, call[PBaseToProcess];
T + (Process) + (FlagsOffset), call[PBaseToRTempl];
PRFime + (1c), call[ReadyInQueue2];
RTompl + (Rempl) AND NOT (WaitingOnCV), call[RfemplToPBase];
UscCTask, call[RequeueSub];
lu + PRFlags, goto[WHLoopx, R odd];
lu + LDF[PRFlags, 16, 1], goto[WHExit];
:
WHLoopx:
WHLOOPX:
goto[WHLoop];
WHEXIT: T ← PRFlags, goto[ReSchedule, alu = 0];
lu ← PRFlime, dblgoto[SetWWBit, NakedNotified, R even];
SetWWBit:

MQ ← (WWBit), call[MQToQueue1]; * even location
NakedNotified:
IntLevel ← (IntLovel) + 1, LoadPage[OpPage0]; * odd location
goto[CheckCV];
```

```
Requeue;
                               calling instruction must include UseCTask
                                                                                             Base register pointing at queue Base register pointing at queue process handlo
                               Queue 1
                               Process
                                                             Output
                               ReSched
                                                                                             BOOLEAN
                                                                                            Base register of PSBs process handle Process.link until insert, then Process.priority process handle, priority process handle, priority pattern address
                               PBase
                               RTemp
                                RTemp1
                               RTemp2
                                RLink
                                                                                               return address
                               Constants
CleanUpOffset 1
                                                                                           1, offset of cleanup link in PSB
3, offset of flags and priority in PSB
7, priority bits
                               FlagsOffset
Priority
                                RequeueOccured 200B
RequeueOp:
                               DseCTask, call[RequeuoSub], AT[ProcessDisp, REQloc];
T ← PRFlags, goto[ReSchedule];
RLink ← 1;
f ← Process, call[PBaseToRfemp];
lu ← (RTemp) - (T);
lu ← Queue1hi, goto[RQCotPP, alu = 0];
goto[RQLoop1, alu = 0];
T ← Prev, goto[RQLoop1x];
* Queue1 NIL, T = Process
* Queue1 NIL, T 
ROLoop1:
                              Prev ← T;
ROLoop1x:
                              x:
Prev & T, call[PBaseToRTemp1];
T & RTemp1;
lu & (Process) - T;
goto[RQLoop1x, alu # 0];
T & Prev;
                               call[RTempToPBase];
                                                                                                                   * RTemp has Process.link
ROFixCV:
                              u ← Queuethi;
T ← (Process) + (CleanUpOffset), goto[RQHaveQ1, alu # 0];
PStoro![PBase, RTemp];
call[PRRet];
goto[RQInsrt];
ROGotPP:
                               T ← Prov ← (Zero), goto[RQFixCV];
RQHaveQ1:
                              FFetch1[Queue1, RTemp1, 0];
T & Process, call[PRRet];
lu & (RTemp1) - (T);
goto[RQInsrt, alu # 0];
PStore1[Queue1, Prev, 0];
call[PRRet];
                               goto[RQInsrt];
RQInsrt:
                               PFetch1[Queue2, Prev, 0], call[PRRet];
                             PFetch1[Queue2, Prev, 0], call[PRRet];
lu ← Prev;
T ← Process, goto[RQNiTPP, alu = 0];
T ← (Process) + (FlagsOffset), call[PBaseToRTemp];
T ← (Prev) + (FlagsOffset), call[PBaseToRTemp1];
RTemp ← (RTemp) AND (Priority);
T ← (RTemp) AND (Priority);
lu ← (RTemp) - T - 1;
T ← Prev, goto[RQFixQ2, alu < 0];
goto[RQLoop2];
:
                              Prev 

T, call[PBaseToRTemp1];

T 

(RTemp1) + (FlagsOffset), call[PBaseToRTemp2];

T 

(RTemp2) AND (Priority);

lu 

(RTemp) - T 

T 

RTemp1, dblgoto[RQInsrtHere, RQLoop2, alu >= 0];
RQFixQ2:
RQInsrtHere:
T ← Prev;
                               PStore1[Queue2, Process, 0], call[PRRet];
                             | Frev;
call[PBaseToRTemp1];
| Frocess, call[RTemp1ToPBase];
| Frev, call[ProcessToPBase];
| Freve, call[ProcessToPBase];
| Call[ZeroToPBase];
| APC&APCTask & RLink;
| PRFlags & (PRFlags) OR (RequeueOccured), return;
                              T ← Process;
call[ProcessToPBase];
                                PStore1[Queue2, Process, 0], goto[RQRet];
```

```
CleanUpQueue;
this routine cleans up a queue which may possibly
have been left in a mess by Requeue.
          calling instruction must include UseCTask
                   Input
          PRF1ags
                              even => clean Queue1, odd => clean Queue2
                    Temps
                             Base register of PSBs
process handle
process handle
process handle
          PBase
          RTemp
          RTemp1
MNBR
          RLink
                              return address
          Constants WWBit 100000B, ww bit of Condition CleanUpOffset 1, offset of cleanup link in PSB \,
* get head of queue
 CUEmpty:

RTemp ← (Zero), goto[CUFixCV];
 CUEmptyx:
RTcmp ← (Zero), goto[CUFixCV];
 CUFoundHead:
MNBR ← T ← RTemp;
 CULoop2:
          :
RTemp ← T, call[PBaseToRTempl];
T ← RTempl;
lu ← (MNDR) - (T);
goto[CULoop2, alu # 0];
nop;
 CUFixCV:
 call[RfempToCQueue];
CURet: APC&APCTask ← RLink, goto[PRRet];
CURotx: APC&APCTask ← RLink, goto[PRRet];
 RTcmpToCQueue:
lu ← PRFlags, DBLGoto[RTcmpToQueue1, RTcmpToQueue2, R >= 0];
```

```
RoSchedule:
                                                                                               Input
                                                  T
                                                                                                                                                contains PRFlags
                                                                                                Temps
                                                                                                                                              Base register of PSBs
process handle
process handle
                                                  PBase
                                                  RTemp
                                                  RTemp1
                                                  MNBR
                                                                                                                                                process handle
                                                  RLink
                                                                                                                                                return address
                                                                                                                                         100000B, EnterFailed bit of PSB
1, offset of cleanup link in PSB
3, offset of priority and flags in PSB
4, offset of frame in PSB
1, offset of cleanup link in PSB
7, priority bits in PSB
10B, offset of stack pointer in state vector
11B, offset of dest in state vector
21B, Current process
22B, Ready queue
23B, Current state
                                                                                               Constants
                                               EnterFailed
CleanUpOffset
FlagsOffset
FrameOffset
                                               CleanUpOffset
Priority
StkPOffset
DestOffset
                                                  CurrentPSB
                                                  ReadyO
                                                  CurrentState
    ReSchedule:
                                               goto[PrTail, NoH2Bit8];
nop;
   | CurrentPSB | CarrentPSB | Car
  IdleIntRS:
T \( \text{(ReadyQ)};
call[PBaseToRTemp1];
lu \( \text{T} \) \( \text{Remp1};
lu \( \text{T} \) \( \text{KTWDC}, \) goto[NoneReady, alu \( \text{0} \)];
call[PBaseToProcess];
                                                                                                                                                                                                                                                                                         * Process ← readylist.link
* setup for new process

| T \( \( \text{Process} \) + \( \text{FlagsOffset} \), \( \text{call[PBaseToRTemp1]}; \)
| RTemp \( \text{CrAV} \);
| T \( \text{RTemp} \) \( \text{FirstStateVector} \), \( \text{call[PBaseToRTemp1]}; \)
| MNBR \( \text{RTemp1} \), \( \text{TCMP1} \), \( \text{TCMP1} \), \( \text{RTemp1} \) \( \text{RTemp1} \), \( \text{RTemp1} \), \( \text{RTemp1} \), \( \text{TT} \);
| T \( \text{RTemp1} \), \( \text{TT} \), \( \text{TASK}; \)
| RTemp1 \( \text{RTemp1} \), \( \text{TT} \), \( \text{TASK}; \)
| RTemp1 \( \text{RTemp1} \), \( \text{TT} \), \( \text{TASK}; \)
| RTemp1 \( \text{RTemp1} \), \( \text{TT} \), \( \text{RTemp1} \), \( \text{RTem
                                               railed:

I ← (Process) + (FrameOffset);
call[PBaseToRTemp1];
I ← (RTemp) + (DestOffset), call[RTemp1ToPBase];
I ← (CurrentPSB), call[ProcessToPBaso];
I ← (CurrentState), call[RTempToPBase];
I ← (CurrentState), call[RTempToPBase];
I ← RTemp, LoadPage[xfPage1];
xfTemp ← T, gotop[LoadState];
   NoneReady:

T ← (sWakeupError), goto[PRTrap, alu # 0];
                                                RTemp & (Zero);
PRFlags & (Zero), call[IdleLoop];
                                                                                                                                                                                                                                                                           * clear PRFlags in idle int
    IdleLoop:
   goto[IdleInt, IntPending];
PRRet: return;
    IdleInt:
                                               :
LoadPage[OpPage3];
T ← (GctRSpec[103]) XOR (377C), gotop[MIPendx];
```

```
PBaseToRTemp:
PBaseToRTemp2:
    PFetch1[PBase, RTemp2], return;
Queue1ToRTemp:
PFetch1[Queue1,RTemp,0], return;
RTempToQueuo1:
    PStore1[Queue1,RTemp,0], return;
Queue2ToRTomp:
PFetch1[Queue2,RTomp,0], return;
RTempToQueue2:
PStore1[Queue2,RTemp,0], return;
Queue1FoMQ:
PFetch1[Queue1,MQ,0], goto[PRRet];
MQToQueue1:
PStore1[Queue1,MQ,0], goto[PRRot];
PStorel[PBase, PRfime], return;
ZeroToPBase;
PStorel[PBase, RZero], return;
LocalToPBase;
PRTimeToPBase:
        PStore1[PBase, Local], return;
ReadyInQueue1:
Queue1 ← (ReadyQ), return;
ReadyInQueue2:
        Queuez:
Queue2hi ← (RoadyQhi);
Queue2 ← (ReadyQ), return;
```

```
Interrupt Processing;
                             Input
                                            Wakeups Waiting register number of ticks until scaning PSBs required current time
               WW
TickCount
               CurrentTime
                              Temps
               IntLevel
                                            pointer to CV array elements
even => idle loop interrupt
                IntType
               ITemp
                                             temp
               ITemp1
                             Constants
                                            100000B, ww bit of Condition
2, offset of time in PSB
3, offset of flags and priority in PSB
10D, WaitingOnCV bit of PSB
               WWRit
               TimeOffsot
               FlagsOffset
WaitingOnCV
               NakedNotifyFlags
 * Interrupt Processing
               onpage[OpPage0];
 CheckCV:
call[ThisCV];
ThisCV: WW \( RSH[WW, 1], goto[IntThisCV, R odd];
goto[IntDone, alu = 0]; * load page for done
IntLevel \( (IntLovel) + 1, return;
}
IntThisCV:
    T ← IntLovel, Call[IntPBaseToQuoue1];
    lu ← Queue1;
    Queue1;
    Queuethi ← (ReadyQhi), goto[DoNothing, alu = 0];
    LoadPage[prPage];
    PRFlags ← (PRFlags) OR (NakedNotifyFlags), goto[WakeHead];
Dollothing:
IntLevel ← (IntLevel) + 1, goto[CheckCV];
               :
LoadPage[prPage]; * load page for done
lu ← IntType, dblgotop[IntReSch, IdleIntRS, R odd];
              nop;
T \( \text{(Process)} + (TimeOffset); \( \text{* can't have call before this PFetch1[PBase, ITemp], call[P4Ret]; \)
1u \( \text{T \( \text{T Temp;} \)
1u \( \text{(CurrentTime)} - (T), goto[CanTimeout, alu \( \text{# 0];} \)
 TLoop:
CheckEnd:

T \( \) Process \( \) (Process) + (SizePSB);

lu \( \) (ITemp1) - (T);

TickCount \( \) (3c), goto[TLoop, alu >= 0];

goto[CheckCV];
CanTimeout:
goto[TimeOut, alu = 0];
goto[CheckEnd];
              :
Queue2 ← (ReadyQ);
Queue1Hi ← (Zero);
I ← (RZero) + 1, LoadPage[prPage];
Queue2Hi ← T, UseCTask, call[RequeueSub];
I ← (Process) + (FlagsOffset), call[IntPBaseToQueue1];
Queue1 ← (Queue1) AND NOT (WaitingOnCV);
PStore1[PBase, Queue1], call[P4Ret];
goto[CheckEnd];
 IntPBaseToProcess:
               PFetch1[PBase, Process], goto[P4Ret];
 IntPBaseToQueue\bar{1}:
               PFetch1[PBase, Queue1], goto[P4Ret];
 IntPBaseToCurrentTime:
    PFetch1[PBase, CurrentTime], goto[P4Ret];
IntCurrentTimeToPBase:
               PStore1[PBase, CurrentTime], goto[P4Ret];
               END;
```

```
modified by Johnsson October 9, 1979 4:08 PM, AR 1829 - PHIP
modified by Sandman September 18, 1979 2:14 PM, AR 1708 type 2 XFor, PortI
modified by Chang September 10, 1979 5:17 PM, Bad MapOutofBounds
modified by Johnsson June 28, 1979 8:10 AM
modified by Chang June 4, 1979 1:06 PM, fix 3 words, remove MultiDib
modified by Johnsson May 14, 1979 9:51 AM
modified by Sandman May 8, 1979 12:37 PM

*Dispatch base addresses
SEI[xfPage1p, LSHIFT[xfPage1,10]];
SEI[xfPage1p, LSHIFT[xfPage1p, 120]];
SEI[xfVpe, ADD[xfPage1p, 140]];
SEI[xfWRtab, ADD[xfPage1p, 160]];
SEI[xfWRtab, ADD[xfPage1p, 200]];
SEI[fxfRRtab, ADD[xfPage1p, 200]];
SEI[ReadTimeLoc, ADD[xfPage1p, 0]];
MC[ReadTimeAddr, OR@[170000, ReadTimeLoc]];
               AllocSub
                                called from xforg and ALLOC
                               constants
                              xfav
               т
               xfframe, T
temps
                xffsi frame size index
RTEMP holds frame chain link
xfrsav holds frame chain link address
                xfrlink holds return address
ompage[xfpage1];
 onpage[xrpagets];
*since xfPage1 has NextData's and NextInsts, it must have refill link at 377
xfRefill: gotop[MesaRefill], Pfotch4[PCB.IBUF.4], AT[OR@[LSHIFT[xfPage1,10],377]];
                xfRLink ← T, return;
AllocSub:
                USECTASK , xffsi ← t;
T ← APC&APCTASK, call[SaveRLink];
T ← (xffSI) + (xfav);
                                                                                             *save link in rlink
                            XFRSAV + T:
                FRIYPO:
               PFETCHI[MDS,RTEMP], AF[ALLOCDISP,0]; * fault if frame swapped out T < xfRSAV, call[xfret]; PSTOREI[MDS,RTEMP], call[xfret]; * (can't fault) APC&APCTASK < xfRLINK; *reload link from rlink RETURN , T < xfframe;
FRTYP1:
               APC&APCTASK ← xfRLINK
RETURN , xfFrame ← (1c);
                                                                    , AT[ALLOCDISP,1];
FRTYP2:
               GOTO[ALLOC3A] , T \leftarrow xfframe \leftarrow RSH[xfframe,2] , AT[ALLOCDISP,2];
FRTYP3:
               GOTO[ALLOC3A] , T < xfframe < RSH[xfframe,2] , AT[ALLOCDISP,3];</pre>
ALLOC3A:
                goto[ALLOC3] , t \leftarrow (xfframe) + (xfav);
```

```
FreeSub: Free's the frame if McmStat[14] is 1.

constants

xfav allocation vector base
input registers

T address of frame
output registers

xffsi frame size index
temps

xfrlink return-to address
RTEMP1 holds frame chain link
Note: None of FreeSub's memory references can page fault!!
This implies the av must be resident and L[-1] must not be swapped out.
                                   eSub: * load lu with FreeFrame bit from MemStat in calling inst. goto[FreeSub,alu#0]; return;
 FreeSub:
                                  :

xfFrame \( \) T, USECTASK;

T \( \) APC&APCTASK, call[SaveRLink];

"save link in rlink

T \( \) (xfFRAME) \( -1 \), task;

PFETCHI[MDS, xfFSI];

xfFSI \( \) T \( \) (xfFSI) + (xfav), task;

PFETCHI[MDS, RIEMP1];

* get head of list from av

T \( \) xfFRAME, task;

PSTOREI[MDS, RIEMP1];

* link \( \) head

f \( \) xfFSI, task;

PSTOREI[MDS, xfFRAME];

APC&APCTASK \( \) xfFRAME];

* head \( \) frame pointer

APC&APCTASK \( \) xfFRAME];

* reload link from rlink

MemStat \( \) (Normal), RETURN;

* clear FreeFlag
```

```
Xfer
                                              Xfor
input registers

xfMX contains dost link or indirect link
xftemp2 contains mesa byte program counter
xfbrkbyte contains break op-code to execute
xfXTSreg contains Xfer trap flag
output registers
xffsi holds frame size index
                                                                                                         temps
                                                 RTEMP
                                                 xftemp contains dest link
 Xfer:
                                                xftemp \leftarrow (zero); *setup Xfer trap reason in case of Xfer trap T \leftarrow xfMX, call[CheckXferTrap];
 Xfers:
                                                xfTemp ← f;
GOTO[ControlTrap, ALU=0],DISPATCH[xfTemp, 16, 2];
MemStat ← (McmStat) or (EarlyXfer), DISP[XFERTYPE];
 XCERTYPE:
                                                                                                                                                                                                                                                                                  * Get GFTP & Saved PC.
                                                PFETCH2[MDS,xfTemp], AT[xftype,0];
                                                call[Loadge];
   *//***** Start of Alto Code ***************************
  pcOkay: T ← xfFrame, goto[XferGo];
                                                                                                                                                                                                                                                                                       * xfFrame contains dest
  xfertype1:
                                                * save descriptor, (xfTemp clobbered)  
    xfTemp \in ldf[xfTemp,0,11];  
    * gfi  
* gfi
                                              \begin{split} & xfTemp \leftarrow ldf[xfTemp,0,1\iota]; \qquad \text{$\tt gfi$} \\ & \bot \leftarrow (xfgft); \\ & \bot task,T \leftarrow (lsh[xfTemp,1]) + (T); \quad \text{$\tt *t} \leftarrow gfi*2 + xfgft$ \\ & \bot task,T \leftarrow (lsh[xfTemp,1]) + (T); \quad \text{$\tt *t} \leftarrow gfi*2 + xfgft$ \\ & \bot task,T \leftarrow (lsh[xfTemp]; \quad \text{$\tt *t} \leftarrow (xfTemp); \quad \text{
  xfertype2:
                                                 PFETCH2[MDS,RTEMP] , AT[xftype,2];
                                              PFELCIZ[MDS,RICHT], A.L./
T ← XfMX;
Stack&+1 ← T, TASK;
Stack&-1;
T ← RIEMP , goto[Xfers];
xfortype3: T \leftarrow sUnbound \ , \ goto[StashMX] \ , \ AT[xftype,3];
 \begin{array}{c} \textbf{ControlTrap:} \\ \textbf{GOTO[MTrapF], RIEMP} \leftarrow \textbf{sControlFault;} \end{array}
```

```
Loadgc load global pointer and code pointor given
local pointer or GFT pointor
constants
cpoffset from global frame base to code pointor
scsegSwappedOut trap parameter
sUmbound
lipput registers
t anx (local frame pointer or GFT pointer)
xfTomp fetch pending; global frame addross
xfTomp1 fetch pending; global frame addross
xfTomp1 fetch pending; PC or EV offset
output registers
xfFrame mx (dest) for typeO Xfer, GFT pointer for typel(not used)
CODE code base register
GLOBAL global base register
xfFemp byte program counter or EVoffset*2
temps
xfRlink return address
xffLompl
Loadgc:
uscctask.xfFrame c T, at[LoadGCLoc]; *xfFrame written into LOCAL after Loadgc Call in typeO.
T - APC&APCTASK, call[SaveRLink]; *save link in rlink
L (xfFemp); * new GLOBAL
GLOBAL c T;
pfetch4[MDS, 18uf]; *fetch all of new global overhead
T - xfTomp1, task; * put new PC (or EV offset) in xfTomp
xfTomp c T;
lu c GLOBAL;
GOTO [loadgcswap, alu/0], lu c MSH[1buf2, 10];
GOTO [loadgcswap, alu/0], lu c MSH[1buf2, 10];
COTO [ShortCode, ALU/0], lu c MSH[1buf2, 10];
CODE (LSH[1Buf2, 10]) / (T); *code doesn't cross 64K boundary
LongCodo:
T c MDShi, GOTO [LongCode];
loadgcswap;
T c Stobbound, goto[StashMX];
loadgcswap;
T c StoegSwappedOut, goto[StashMX];
```

```
* Xforg allocates new frame and patches links

* input registers

* xfcount index into entry vector

* output registors

* T, xfframe new frame (has been initialized)

* CODE code base register

* xffemp byte program counter

* temps

* xffomp1

**

* XforGt:

t < xfcount , call[CheckXferTrap]; * might use value from xfTemp

* xferg:

task, t < xfcount;

PFETCH2[CODE,xfTemp]; * this can page fault as 1st ref to code!

* xffremp < wordpc; xffemp1 < fsi word

T < (ldf[xfTemp1,10,10]), call[AllocsUb]; * after this, no more PF's!!

goto[xfergrf, R odd] , lu < xffRAME; * new frame is in f

PSTORL4[MDS,GLOBAL]; * store accesslink and returnlink

xfTomp < lsh[xfTemp,1], goto[XforGo];

* Alloc failed, cause trap with dostination as parameter

xfergrf:

t < xfMX;

xfATPreg < t , goto[DoAllocTrap,alu # 0];

* local call, must fabricate procedure descriptor

* xfcount has 2*ev+2, need 4*ev+1

xfcount < (lsh[xfcount,1]); *4*ev+4

task,xfcount < (xfcount) - (3c);

T < (xfGfWord) AND NOT (177c);

t < (xfcount) + (t); * '+' is important (don't use OR)

xfATPreg < t , goto[DoAllocTrap];
```

```
CheckXforTrap handlos Xfer trapping
constants

* sXferTrap trap parameter
input registers

T Xfor trap parameter

xXTXTSreg odd implies trap

* sftemp Xfer trap reason (0 = other, 200 = LFC, 400 = RET)

cutput registers

XfXTProg Xfer trap parameter

XfXTSreg Xfer trap parameter

XfXTSreg Xfer trap reason

RTEMP Xfer trap type

CheckXferTrap:
goto[noxferTrap,r even] , xfXTSreg*rsh[xfXTSreg,1];

DoXferTrap:
xfXTPreg & t;
task, t & xftemp;
xfXTSreg & t;
RTEMP + sXferTrap , goto[MTrapF];

xfRet:
noXferTrap:
return;
```

```
LoadState loads state
input registers

xfTcmp where to load state from
output registers

xfNY source link
xfMX dest link
xfBrkByto break instruction replacement
temp registers
xfTcmp1 count of stack items to be loaded
xfTcmp2 count of stack items loaded so far
```

```
In general, we want to do the FreeSub after all possible Xfer page faults can occur, but before all other traps.
                     * StackError, UnBound, & cSwappedOut Traps come hore
* RTEMP holds SD index (through FreeSub)
         task,RTEMP ← t;
        t ← xfMX;
xfOTPreg ← t;
                     * XferTrap, AllocTrap, & Control Traps come here
  MTrapF:
         f ← LOCAL;
         u \leftarrow ldf[\dot{M}emStat, 14, 1], call[CondFreeSub]; * load FreeFlag
        * PageFault & WriteProtect and RETXfer traps comes to here RTEMP + (RTEMP) + (xfav); task,t + (RTEMP) + (xfsdoffset); pfetch1[NDS,xfMX]; arto[Xfac].
  MTrap:
         goto[Xfer];
        onpage[opPage3];
        t: * Back up PC by T if stopping goto[MIPend, IntPending];
return;
  Disabled: return;
  nothing: return;
  NWW \leftarrow (NWW) or (100000c), call[SavPCinFrame];
 FFaultStack: RTEMP ← FFaultAdd;
FFS1: Stkp ← RTEMP, return;
```

```
* GetLink fetches control link from global frame or code seg
input registers

T Table offset for link
CODE code base register
GLOBAL global base register
output registers

RTEMP will contain link
temps
RTEMP
* GetLink:
U+ xfCfiWord, goto[framelink,R even]; *xfGfiWord was set up by Loadge when this *frame became current.
codelink:
PFETCH1[CODE,RTEMP], return;
framelink:
PFETCH1[GLOBAL,RTEMP], roturn;
```

```
onpage[opPage3];
  MesaRefill7: gotop[MesaRefill], Pfetch4[PCB,INUF,4], at[3777];
*EFCO - EFC16

@FFCO: t + (1c) , goto[efcr] , OPCODE[300];

@FFCO: t + (2c) , goto[efcr] , OPCODE[301];

@EFCO: t + (3c) , goto[efcr] , OPCODE[302];

@EFC3: t + (4c) , goto[efcr] , OPCODE[302];

@EFC3: t + (5c) , goto[efcr] , OPCODE[304];

@EFC6: t + (6c) , goto[efcr] , OPCODE[305];

@EFC6: t + (7c) , goto[efcr] , OPCODE[306];

@EFC6: t + (11c) , goto[efcr] , OPCODE[307];

@EFC8: t + (11c) , goto[efcr] , OPCODE[310];

@EFC9: t + (12c) , goto[efcr] , OPCODE[311];

@EFC1: t + (14c) , goto[efcr] , OPCODE[312];

@EFC1: t + (14c) , goto[efcr] , OPCODE[314];

@EFC1: t + (16c) , goto[efcr] , OPCODE[314];

@EFC1: t + (16c) , goto[efcr] , OPCODE[314];

@EFC1: t + (17c) , goto[efcr] , OPCODE[315];

@EFC1: t + (17c) , goto[efcr] , OPCODE[316];

@EFC1: t + (20c) , goto[efcr] , OPCODE[317];

@EFC1: t + (20c) , goto[efcr] , OPCODE[317];

@EFC1: t + CNoxtData[IBuf] + 1 , call[efcr], OPCODE[320];
  efor:
                             t ← (zero) - t , call[GetLink];
t ← RTEMP, goto[sfcr];
OPCODE[321];
OPCODE[322];
OPCODE[323];
OPCODE[326];
OPCODE[326];
OPCODE[327];
OPCODE[330];
OPCODE[331];
OPCODE[333];
OPCODE[333];
OPCODE[333];
OPCODE[333];
OPCODE[333];
OPCODE[333];
  lfcr:
                              xfMX ← zero , call[SavPCinFrame];
loadpage[xfpage1];
xftemp+(400c),goto[XferGt];*setup xftemp with 2 * Xfer trap reason
```

```
*SEC
@SFC:
                  goto[sfcr],T + stack&-1 , OPCODE[342];
                  xfMX ← t , call[SavPCinFrame];
loadpage[xfpage1];
gotoxfer:
                  goto[Xfer];
 *RET
                 T+(LOCAL)+(Gc) , OPCODE[343];*code for XTSreg if Xfer trap
LoadPage[xfpage1];
xftemp+(1000c), callp[CheckXferTrap];*setup xftemp with 2 * trap reason in case of Xfer trap
task,pfctcht[LOCAL, xfMX, 2];  * Fetch destination link (at xfretlinkoffset)
MemStat + (Froeframe); * set FreeFldg .
LoadPage[xfpage1], T + xfMX;
GOTOp[Xfers], xfMY + (OC);
 ORET:
  *LLKB
GLLKB: T ← NextData[TBuf] , OPCODE[344];
call[GetLink] , T ← (zero) - (T) - 1;
f ← RTEMP, goto[PushTP7];
 *PORTO
 @PORTO: call[SavPCinFrame] , OPCODE[345];
                 call[SavPCinFrame] , OPCODE[345]
I ← stack&-1;
task, xftemp ← T;
pstorel[MDS,xfMY];
task, T ← (zero) ⊢ (T) ⊢ 1;
pfetchl[MDS,xfMX];
T ← xftemp , loadpage[xfpage1];
goto[Xfer] , xfMY ← T;
 *PORTI
PORTI: Stack&+1, OPCODE[346];

ln < xfMY;
goto[portinz,alu=0], T < Stack&-1;
pstorot[MDS,Rzero],call[P7Ret];
T < (RZero) + (T) + 1;
porting:
                  goto[P7Tail],PSTORE1[MDS,xfMY];
 *KECB
@KFCB:
                  T ← NextData[IBuf] , OPCODE[347];
                  RTEMP + T, call[SavPCinFrame], at[KFCRLoc];
loadpage[xfpage1];
goto[MTrap];
 *DESCB
                  T ← xfGfiWord, OPCODE[350];
                  RTEMP ← T;
descbcom:
    T ← NextData[IBuf];
    RTEMP1 ← t;
    t ← (RTEMP) and not (177c);
    t ← (1sh[RTEMP1,1]) + (t) + 1;
    goto[P7Tail],stack&+1 ← t;
 *DESCBS
                  :
T ← (STACK&-1) + (xfgfioffset), OPCODE[351];
pfetch1[MDS,RTEMP], goto[descbcom];
```

```
*BLT
                   LP ← Oc, OPCODE[352];
t+MDShi;
 OBLT:
                   * fixup: fetch => count + 1; store => source-t, dost-1, count+1
MemStat + BltFixup,call[BLTx]; * set return address to BLTloop;
BLTloop:

lu + stack&-1;
goto[8LTdene,alu=0] , T + stack&+1; *get source, point to count
stack + (stack) - 1; *decrement count
pfetch1[LP,RTEMP];
stack&-1; *point to dost
T + stack&-2; *get dest, point to source
pstore1[MDS,RTEMP];
stack + (stack) + 1; *increment source
Stack&-2;
Stack + (Stack) + 1, goto[BLTint, IntPending]; *increment dest

BLTx: stack&-1, return; *point to count, return to BLTloop
                                   stack&-2;
goto[P7Fa11],MemStat ← Normal;
 BLTdone:
 BLTint: loadpage[opPage0];
BLTstop: T ← 1c, gotop[NOPint];
 *BLTL

OBLIT: T ← (Stack&-1) and (377c), OPCODE[353];

LPdesthi ← T;

T ← LPdesthi ← (1sh[LPdesthi,10]) + (T) + 1;

LPdesthi ← (fixVA[LPdesthi]) OR T;

T ← Stack&-2, loadpage[5];

LPdest ← T, callp[StackLP];

RTEMP1 ← (Zero);

MemStat ← BltLFixup; * fixup; source+T, dest+T, count+1

Stack&+3, call[BLTLloop]; * point to count
BLTLdone: stack&-3, goto[BLTdonex];
 BLTLint:
                   call[BLTLbump]; * wait for page fault before updating stack Stack&+2,call[BLTLbump]; loadpage[opPage0], goto[BLTstop];
                   Stack ← (Stack) + (T) + 1;
Stack&+1, skip[nocarry];
Stack ← (Stack) + 1, return;
                    return:
 *BLTC T < CODE, OPCODE[354];

LP < T;

CODE COTOFBLT COTOFBLTCO
                    T ← CODEni, GOTO[BLTcom];
  @BLTCL: T ← sUnimplemented, goto[kfcr], Opcode[355];
```

MesaX.mc 3-Nov-79 19:15:53

```
*MISC - extended opcodes accessed by dispatching on alpha OMISC: T \( \) NextData[IBUF], opcode[364]; LoadPage[xfPago1], RTEMP \( \) T; gotop[.+1], Dispatch[RTEMP, 14, 4];
                 OnPage[xfPage1];
Disp[@ASSOC];
                                                                   * dispatch on second byte
                                   lu & NextInst[IBUF], AT[MiscDisp,20];
  MiscTail:
                                   NIRET;
  * Associate - TOS contains map entry, (TOS-1) contains VP which is to get it. @ASSOC: T \leftarrow (Stack&-1), AT[MiscDisp,0]; Call[Mapl.P], xBuf \leftarrow T; ASSOC1: XMap[LP, xBuf, 0], goto[MiscTail];
* Set Flags

@SETF: T ← (Stack&-1), AT[MiscDisp,1];

Call[MapLP], xBuf ← T;

XMap[LP, xBuf, 0];

T ← LSH[xBuf3,10];

* Put flags,,card,blk0 in left byte

T ← (ZERO) or not (T);

* push old flags & page

Stack&+1 ← T;

* push old flags & page

lu ← (ldf[xBuf3,11,3]) -1;

* = 0 if map entry = VACANT

goto[.+2,ALUM0], xBuf ← (xBuf) and (70000C);

# isolate new flags, ignore LogSE

goto[ASSOC1], xBuf ← T;

Vacant entry, use old flags, oldpage

T ← (Stack) and not (170000C);

* Get old page number

goto[ASSOC1], xBuf ← (xBuf) or (T);

* new flags, old page

***Page creates a base register pair from a virtual page number for the Map opce
 MiscRet:
                  RETURN;
                                                                   * one instruction to allow LPhi to be written
  RIEMP 6 1;
call[CSRead], T + 1C; * read 20:37
call[CSRead], T + 0C; * read 0:17
call[CSRead], T + 3C; * read 40:43
                  GOTO[MiscTail], Stack + (LSH[Stack, 14]) or (T);
  * Subroutine CSRead reads control store for ReadRam opcode. CSRead: APCTASK&APC \leftarrow RTEMP;
                 ReadCS;
I ← CSData, AI[MiscDisp,22]; *successor of CSOp must be even
                   return, Stack&+1 ← T;
  @WriteRam: T ← Stack&-1, AT[MiscDisp,3]; * get 40:43,,address
RTEMP ← T:
                  T ← LDF[RTEMP, 0, 4]; * get 40:43

LU ← Stack&-1; * bits 0:17

APCTASK&APC ← RTEMP; * value of apctask a don't care
                  WriteCS0&2;
LU ← Stack&-1, AT[MiscDisp,24];
APCTASK&APC ← RTEMP; * value of apctask a don't care
WriteCS1, goto[MiscTail];
 SET[LRJBase, ADD[LSHIFT[LRJpage,10], 300]]; MC[VersionID,0];
  MiscTrap:
                 p:
|LoadPage[OpPage3];
|gotop[kfcr];
  @LoadRamJ:
                 mJ:

T \( \) (stack&-1) \( xor \) (1c), \( AT[MiscDisp.3]; \);

RTEMP1\(^{+}T, \) loadpage[opPage1]; \( * \) save bits, jump complemented \( T \) (Stack&-1) \( and \) (377c), \( callp[StackLPx]; \) pfetch1[LP,RTEMP, 0], \( callp[MiscRet]; \)

LU \( \) (RTEMP) \( xor \) (VersionID);

T \( \) \( \) SUnimplemented, \( \) GOTO[MiscTrap.alu#0];

T \( \) (GetRSpec[103]) \( xor \) (377c);

RTEMP \( \) FFaultAdd;

Stkp \( \) RTEMP, RTEMP \( \) T;

Stack \( \) (Stack \( \) (RTEMP), gotop[.+1];
                                   OnPage[LRJpage];
  LRJenter:
                  :
t ← xfTemp ← 1c, AT[LRJBase, 0];
nop, AT[LRJBase, 1];  * wait for write of xfTemp to avoid bypass problem
```

```
:
pfetch1[LP,xBuf2],call[LRJIncCount], AT[LRJBase, 2];
pfetch1[LP,xBuf],call[LRJIncCount], AT[LRJBase, 3];
pfetch1[LP,xBuf],call[LRJIncCount], AT[LRJBase, 3];
pfetch1[LP,xBuf1],call[LRJIncCount], AT[LRJBase, 4];
T ← ldf[xBuf2,0,14], AT[LRJBase, 5]; * address
xBuf3 ← T, AT[LRJBase, 6];
tu ← (xBuf3) XNOR (170000c), AT[LRJBase, 7]; *look for m-i address = 7777
I ← xBuf2, goto[RamLoaded,alu=0], AT[LRJBase, 10];
LU ← xBuf, AT[LRJBase, 13];
APC&APCTASK ← xBuf3, AT[LRJBase, 11];
WRITECSO&2, AT[LRJBase, 14];
LU ← xBuf1, AT[LRJBase, 15];
APC&APCTASK ← xBuf3, AT[LRJBase, 16];
WRITECS1, AT[LRJBase, 17];
T ← xftemp, goto[LRJloop], AT[LRJBase, 20];
 LRJ1oop:
LRJIncCount:
                T \leftarrow xfTemp \leftarrow (xfTemp) + 1, goto[JumpRot], AT[LRJBase, 21];
RamLoaded:
               ed:

RIEMP1, GOTO[.+2,Rodd], AT[LRJBase, 12]; * odd if no jump

APCTASK&APC ← (xBuf1), call[JumpRet], AT[LRJBase, 22]; * sct TPC for return

T ← (GetRSpec[103]) xor (377c), AT[LRJBase, 23];

RIEMP ← FFaultAdd, AT[LRJBase, 24];

Stkp ← RTEMP, RTEMP ← T, AT[LRJBase, 25];

Stack ← (Stack) or (1c), AT[LRJBase, 26];

loadpage[4], AT[LRJBase, 27];

Stkp ← RTEMP, gotop[P4Tail], AT[LRJBase, 30];
JumpRet:
               RETURN, AT[LRJBase, 31];
 On
Page[xfPage1]; 
 * The following is for byte code CLRDev --- clear all devices and timers
 SET[ODBase, 1shift[C1rDvPage, 10]];
SET[Qdloc,ADD[QDBase,303]];
MC[QdxL,AND@[Qdloc,377]];
MC[QdxH,OR@[150000,AND@[Qdloc,7400]]];
 SET[QdrctLoc, Add[QDBase, 307]];
MC[OdRetL,AND@[OdretLoc,377]];
MC[OdRetH,AND@[OdretLoc,7400]];
OCLRDev:
    RTEMP ← (100000C), AT[MiscDisp,4];
    LoadPage[CIrDvPage];
    RTEMP ← (RTEMP) OR (16C), gotop[ClearTimers]; * clear out all but memory refresh
ClearTimers:
LOADTIMER[RTEMP]; *Clear out all Timers except one
               NOP;
                NOP .
                task
               Qdtask: RTEMP + QdxL; *Quiesce tasks 15b to 1
RTEMP + (RTEMP) or (QdxII);
Stack&+1 + QdRetL;
Stack + (Stack) or (QdRetII);
Qdloop: APC&APCTASK + RTEMP;
 CLDret: return; *goes to Qdx
             \label{eq:continuous} $$ APC&APCTASK \leftarrow stack, call[CLDret], AT[Qdloc]; *Notify comes here. Leave task's TPC pointing at Qdxy. goto[CLDret]; * gets here if wakeup
Qdxy:
ZapDevices: T ← 177400C;
               RTEMP < Oc;
OUTPUT[RTEMP]: *send a 0 to all registers of all devices, hopefully quiescing them
ZapDloop: OUTPUT[RTEMP];

T \( (zero) + (T) + 1;

goto[ZapDloop, ALU<0];

Stack&-1, loadpage[4];

gotop[P4Tail];
 * Opcodes for Mesa Input/Ouput. Stack[0:7]=XXX, Stack[10:13]=task no.,
* Stack[14:17]=I/O register number.
                              OnPage[xfPage1];
 * Opcodes for Mesa Input/Ouput. Stack[0:7]=XXX, Stack[10:13]=task no.,
* Stack[14:17]=I/O register number.
: T ← Stack&-1, AT[MiscDisp,6];
goto[MiscTail], Output[Stack];
 @OUTPUT:
 *CheckSum opcode. Stack, Stack&-1=Long pointer to end of buffer,

* Stack&-2=negative count, Stack&-3=checksum.
 QChkSumL:
                              t←stack&-1, loadpage[lpPage2], AT[MiscDisp, 7];
```

RCAD FINTER: T ← PRINTER, at[MiscDisp, 12];
Stack&+1 ← T, goto[MiscTail];
*Write printer
@WPRINTER: PRINTER ← Stack&-1, goto[MiscTail], at[MiscDisp,13];

*Read printer

```
*BIEBLT
BitBLT: Stack&-1, LoadPage[bbp2], Opcode[365];
T \( \) Stack&+1, goto[MesaBitBLT];
@STARTIO:
             u:
T ← stack&-1, LoadPage[EEPage], Opcode[366];
T ← stack&-1, LoadPage[opPago3], Opcode[366];
goto[preEESIO], RTEMP1 ← 1c; *RTEMP1 is the return indicator (Mosa/Nova)
QJRAM: T ← sUnimplemented, goto[kfcr], Opcode[367]; *Nova - flavored JMPRAM
*DST
             QDST:
             T \leftarrow NextData[IBuf], Opcode[371]; call[SavPCinFrame],xfTemp \leftarrow T;* NextData must be before SavePC call GOTO[LSTFgo], T \leftarrow (xfTemp);
QLST:
*LSTF
OLSTF: T + NoxtData[IBuf], Opcode[372];

MomStat + (FreeFrame); * Set FreeFlag

LSTFgo: T + (LOCAL) + (T), LoadPage[xfpage1];
GOTOp[LoadState], xfTemp + T; * xfTemp is pointer to saved state.
*WR
             T ← NextData[[Buf]], Opcode[374];
xftemp ← T , loadpage[xfpage1];
dispatch[xftemp,16,2];
OWR:
*RR
             T + NextData[IBuf] , Opcode[375];
xftemp + T , loadpage[xfpage1];
QRR:
              xftemp ← T , loadpage[;
dispatch[xftemp,15,3];
             onpage[xfpage1];
LoadPage[4], disp[xfrr];
gotop[PushT], T \( \) xfwdc , at[xfrrtab,1];
gotop[PushT], T \( \) xfXTSreg , at[xfrrtab,2];
gotop[PushT], T \( \) xfXTPreg , at[xfrrtab,3];
gotop[PushT], T \( \) xfXTPreg , at[xfrrtab,4];
gotop[PushT], T \( \) xfOTPreg , at[xfrrtab,5];
gotop[PushT], T \( \) MDShi , at[xfrrtab,6];
xfrr:
*BRK
@BRK:
            t ← zero , goto[kfcr] , Opcodo[376];
*Cause pagefault trap - dono only by fault, is not supposed to be encountered ininstruction stream.

TrapFlap: T ← (PCFReg)-1, Opcode[377]; * back up PCF by one

* RTEMP ← T, LoadPage[FaultPage1];

RTEMP ← T;
              PCF ← RTEMP, gotop[preStartMemTrap];
 *Unused opcodes on page 7
              T ← sUnimplemented, goto[kfcr], Opcode[373];
 * Following codes added to provided external referrences
                            OnPage[opPage3];
RTEMP ← (1400c);
RTEMP ← (RTEMP) or (105c);
APC&APCTask ← RTEMP;
Return; * goto EESIO of the EtherTask at 1505
preEESIO:
                           : RTEMP ← (6000c);
RTEMP ← (RTEMP) or (16c);
APC&APCTask ← RTEMP;
Return; * goto StartMemTrap of the Fault at 6016
preStartMemTrap:
*SUBROUTINE PNIP puts the number in T into the maintenance panel
*It will be used after initialization is complete
*Does not task unless called from task 0
              ONPAGE[0];
             usectask, RTEMP & T, at[PNIPBase,20];
T & APC&APCTask, at[PNIPBase,17];
RCNT & T, ClearMPanel, call[.+1], at[PNIPBase,0];
PNIP:
```

```
PNIOOP: RTEMP1 < 4C, at[PNIPBase,1];
RTEMP1 + (RTEMP1)-1, dbigoto[.*1,..,ALU<0], at[PNIPDase,6];
RTEMP + (RTEMP) = 1, at[PNIPBase,7];
lu + ldr[RCNT,0,4], goto[PNdone, ALU<0], at[PNIPBase,16];
skip[alu#0], at[PNIPBase,4];
IncMPanel, return, at[PNIPBase,2]; * task 0, tasking ok
IncMPanel, goto[PNIOOp], at[PNIPBase,3]; * task #0, tasking not allowed
PNdone: APC&APCTask + RCNT, at[PNIPBase,5];
return, at[PNIPBase,15];
end;
```

```
insert[d01ang];
MOMIDASINIT; LANGVERSION; MULTDIB;
 insert[GlobalDefs];
    TITLE[NovaEmulator];
*Last Modified by Johnsson October 9, 1979 4:48 PM, Mesa 6.0 JMPRAM
* Modified by Chang September 7, 1979 4:30 PM, clean page 2
* Modified by Chang August 20, 1979 6:40 PM, move Ifmer's regs
* Modified by Johnsson June 13, 1979 10:55 AM, remove at's on page 0
* Modified by Johnsson June 11, 1979 11:41 AM, move MulDiv
* Modified by Chang May 27, 1979 2:07 PM, nail down neNoskip
* Modified by Johnsson May 9, 1979 2:28 PM
* Modified by Johnsson May 9, 1979 2:28 PM
* Modified March 27, 1979 3:28 PM by Sandman
SET[neBase, 1shift[nePage, 10]];
                     OMPAGE[ncPage];
 *Dispatch base addresses
SEf[netD, ADD[neBase, 20]];
 SET[neCY,ADD[neBase,40]];
SET[neFunct,ADD[neBase,60]];
SET[neFunct, ADD[neBase, 60]];
SET[neSH0, ADD[neBase, 100]];
SET[neSH1, Add[neBase, 120]];
SET[neInX, Add[neBase, 120]];
Set[Jtab, Add[neBase, 160]];
Set[NEXA, Add[neBase, 220]];
Set[NEXB, Add[neBase, 220]];
Set[NEXC, Add[neBase, 260]];
**Set[neXc, Add[neBase, 260]];
**Set[nePage1, 2];
Set[nePage1, 0];
Set[neBage1, 1];
 Set[mdPage,11];
  *Nova Emulator
 *Assumes that PC is in the base register PCB and in PCF. On entry,
*PCF points to the first (even) byte of an instruction. Odd entry
*points are neSkipx, neNoskip. Even entries are neSkip, neNoskipx.
*The instruction at location 1 (BufforRefillTrap) is
*'loadpage[0], goto[377]', which sends control to location 377
*on the page that did the (aborted) NextInst/NextData. We would
*like the instruction at 0 to be a Pfetch4, but alas, DF2 addressing
*doesn't work, since this is the only case in which an aborted
*instruction is not executed immediately, and H2 is not loaded
*in the cycle following an aborted instruction (so the displacement
*won't be loaded).
 NovaRefill: gotop[.+1], Pfetch4[PCB, IBUF, 4], at[neBase, 377];
                     ONPAGE[0]; *buffer refill for Nova
                    PCB ← (PCB) + (4C);
PCF ← RZero;
 IntTest:
                     LoadPage[nePage1];
lu ← NWW, gotop[.+2,R>=0];
                     onpage[nePage1];
return; *interrupts are disabled
gote[.+2,ALU/0], T < (R400) or (52C); *start base register setup
return; *no pending interrupts
DMA < T,usectask;
T < apc&apctask,task;
intern < f.</pre>
                    T ← apc&apctask,task;
intRTN ← F;
Pfetch2[DMA,WW,0]; *fetch VW and ACTIVE
F ← NVW;
W ← T ← (WW) or (T);
T ← (ACTIVE) AND (T);
GOTO[intT8,ALU/0], RTEMP ← T;
NWW ← (C); *no active interrupts - inactive ones are in WW - clear NWW
PSTORE1[DMA,WW,0]; *store WW, TASK
APC&APCTASK ← intRTN;
DMA ← OC, return; *restore the base register
 intRET: DMA & OC, return; *restore the base register
  *we are going to start an interrupt
                                                                                   *INTX will contain interrupt mask
                     NWW ← (100000Ć); *disable interrupts, clear NWW
CALL[intT8A], RTEMP1 ← T; *RTEMP1 will contain interrupt level index
                     RTEMP + RSH[RTEMP,1], GOTO[intT9,R ODD]; *loop to get number of the highest priority interrupt T \leftarrow INTX \leftarrow LSH[INTX,1]; RTEMP1 \leftarrow (RTEMP1) + 1, RETURN;
intT9:
                     ONPAGE[nePage];
 neSkip: FF10[17], call[eSkip]; *neSkip is even
```

neMoskip: T+ CNextData[IBUF], call[neS1], at[neMoskiploc]; *neNoskip is odd Dispatch[RTEMP,10.3], goto[NESx]; *dispatch on first 3 bits of opcode

eSKip: FF10[17], goto[neNoskip]; *can't cause buffer refill

```
\pm SUBROUTINE nes1 does setup for 2Acc instructions, calculates effective address \pm for 1Acc instructions. Returns R address of ACO in T.
neS1: RTEMP ← T, db1goto[ne2Acc, ne1Acc, H2b1t8];
ne2Acc: PCF[IBUF] \leftarrow rcy[PCF[IBUF],3]; *put NoLoad bit into bit 15 neS1ret: T \leftarrow pAcO, return; *pointer to ACO
ne1Acc: Dispatch[PCF[IBUF], 5,4]; *get Effective Address - dispatch on I, X, and disp.0 (16 way) Disp[InX0], T \leftarrow rhmask[PCF[IBUF]];
              EfAd ← T, goto[neS1ret], AT[neInX,0]; *Page 0
EfAd ← T, goto[neS1ret], AT[neInX,1];
InX0:
              T ← (ldf[GETRSPEC[127].15,2]) + (T), AT[neInX,2]; *PC relative
T ← (PCB) + (T), goto[InX0];
T ← (PCF[IBUF]) or (177400C), goto[InX2], AT[neInX,3];
InX2:
InX3:
              T + (AC2) + (T), goto[InX0], \LambdaT[neInX,4]; *AC2 relative T + (PCF[IBUF]) or (177400C), goto[InX4], \LambdaT[neInX,5];
1n X4:
Inx5:
              f ← (AC3) + (T), goto[InX0], AT[neInX,6]; *AC3 relative
f ← (PCF[IBUF]) or (177400C), goto[InX6], AT[neInX,7];
fnX6:
InX10: Pfetch1[Nova,EfAd],goto[neS1ret], AT[neInX,10]; * Page 0 indirect
InX11: Pfetch1[Nova,EfAd],goto[neS1ret], AT[neInX,11];
InX12:    T ← (ldf[GFTRSPEC[127], 15,2]) + (T), AT[neInX, 12];
         T ← (PCB) + (T), goto[InX10];
InX13:    T ← (PCF[IBUF]) or (177400C), goto[InX12], AT[neInX, 13];
                                                                                                                       *PC relative indirect
            T \leftarrow (AC2) \rightarrow (T), goto[InX10], Al[neInX,14]; *AC2 relative indirect T \leftarrow (PCF[IBUF]) or (177400C), goto[InX14], Al[neInX,15];
Inx15:
InX16: T \in (AC3) + (I), goto[InX10], Af[neInX,16]; *AC3 relative indirect InX17: T \in (PCF[IBUF]) or (1/7400C), goto[InX16], Af[neInX,17];
```

```
Disp[neID0], RIEMP \leftarrow (ldf[RIEMP,13,2]) + (T);
*Main instruction dispatch
neIDO: Dispatch[RTEMP, 16,2], goto[Jdisp], AT[neID,0]; *jumps
neID1: STKP + RTEMP, goto[LDA], AT[neID,1]; *lda
neID2: STKP + RTEMP, goto[STA], AT[neID,2]; *sta
neID3: lu + ldf[PCF[RUF],3,1], goto[XOPA], AT[neID,3];
neID4: T + ACO, goto[getCY], AT[neID,4]; *arith(ACO)
neID5: T + ACI, goto[getCY], AT[neID,6]; *arith(ACI)
neID6: T + AC2, goto[getCY], AT[neID,6]; *arith(AC2)
neID7: T + AC3, goto[getCY], AT[neID,7]; *arith(AC3)
                                                                                                                                             *extended ops
                  Stack&-1, FF10[17], task; *Since fetches to the stack increment STKP
                  Pfetch1[Nova,Stack], goto[neNoskip];
                 T ← EfAd;
PStore1[Nova,Stack], call[xnPG2RET];
| 10[17], goto[neNoskip];
STA:
*Jmp,JSR,ISZ,DSZ - enter with dispatch on function pending Jdisp: Disp[Jmp], T \leftarrow EfAd;
*SUBROUTINE Jtsk Updates PCB and PCF, then tests for interrupts Jtsk: PCB \leftarrow 1sh[PCB,1]; PCF \leftarrow PCB, PCB \leftarrow T; loadpage[0]; PCB \leftarrow (PCB) and not (3C), goto[IntTest];
                 PFetch4[Nova, IBUF], AT[Jtab,1];
T ← PCB, call[GPC1]; *recover the PC
AC3 ← T;
T ← EfAd, goto[Jmpx];
JSR:
                 Pfetch4[Nova, xBuf], AT[Jtab,2];
EfAd ← lcy[Efad,4], call[neXsctup];
DB[xBuf] ← (DB[xBuf]) + 1, goto[DSZx];
ISZ:
                 Pfetch4[Nova, xBuf], Af[Jtab,3];
EfAd ← lcy[Efad,4], cali[neXsetup];
DB[xBuf] ← (DB[xBur]) - 1;
Ff10[17], FREEZERESULT; **advance PC, let DB be written
PStorc4[Nova, xBuf], dblgoto[neSkip, neNoskip, ALU=0];
DSZ:
DSZx:
*Set up DB to point to the register addressed by the low two bits of ErAd. *Call with: T \leftarrow lcy[EfAd, 4], call[neXsetup]; neXsetup: DB \leftarrow EfAd; BBFBx, return; *advance DB to DBX
GPC1: T + (1df[GETRSPEC[127],14,3]) + (T) +1, return;
```

ř

```
*2 Accumulator instructions. ACS is in T
getCY: Dispatch[PCF[IBUF],15,2]; *dispatch on carry field of instruction
Disp[neCYO], Stkp ← RIEMP; *load index and dispatch
neCY0: Dispatch[PCF[IBUF],10,3], AT[neCY,0]; *Cin + CARRY (in bit 0 of Carry)
Disp[neFunct0], lu + Carry;
neCY1: Dispatch[PCF[IBUF],10,3], AT[neCY,1]; *Cin + 0
Disp[neFunct0], lu + 0c;
neCY2: Dispatch[PCF[IBUF],10,3], AT[neCY,2]; *Cin + 1
Disp[neFunct0], lu + 1000000c;
neCY3: Dispatch[PCF[IBUF],10,3], AT[neCY,3]; *Cin + CARRY'
Disp[neFunct0], lu + (Carry) xor (1000000c);
                                   neFunct0:
 neFunct1:
 neFunct2:
 neFunct3:
 nefunct4:
neEunct5.
nefunct6:
meFunct7:
*ALUCY has no effect on carry - dispatch on shift field ntco: Dispatch[PCF[IBUF],13,2], goto[Cout0]; ntc1: Dispatch[PCF[IBUF],13,2], goto[Cout1];
 *ALUCY complements incoming carry - dispatch on shift field tc0: Dispatch[PCF[IBUF],13,2], dblgoto[Cout1,Cout0,Carry]; *incoming carry was 0 tc1: Dispatch[PCF[IBUF],13,2], dblgoto[Cout0x,Cout1x,Carry]; *incoming carry was 1
tc1:
Cout0: Disp[neSH00], Result ← T;
Cout1: Disp[neSH10], Result ← T;
Cout0x: Disp[neSH00], Result + T;
Cout1x: Disp[neSH10], Result + T;
 *Shift dispatch for final carry = 0
*Shift dispatch for final carry = 0
neSH00: PCF[IBUF], lu < T, dblgoto[noload0, load0, Rodd], AT[neSH0,0]; *no shift
neSH01: T < Result < lsh[Result,1], AT[neSH0,1], dblgoto[fc1,fc0,Rc0]; *left shift
neSH02: T + Result < rsh[Result,1], AT[neSH0,2], dblgoto[fc1,fc0,Rodd]; *right shift
neSH03: T < Result < lcy[Result,10], AT[neSH0,3], goto[fc0]; *swap
*Shift dispatch for final carry = 1
neSH10: PCF[IBUF], lu < T, dblgoto[noload1, load1, Rodd], AT[neSH1,0]; *no shift
neSH11: T < Result < (lsh[Result,1]) + 1, AT[neSH1,1], dblgoto[fc1,fc0,R<0]; *left shift
neSH12: Result < rcy[Result,1], AT[neSH1,2]; *right shift
T < Result < (Result) or (100000C), dblgoto[fc1,fc0,R<0];
neSH13: T < Result < lcy[Result,10], AT[neSH1,3], goto[fc1]; *swap
                 fc0:
noloadO: T ← Stack, dblgoto[cZrZ,cZrN,ALU=0]; *T ← original ACD loadO: Carry ← OC, dblgoto[cZrZ,cZrN,ALU=0];
PCF[IBUF] ( (PCF[IBUF]) and (160000C), goto[tsk];
PCF[IBUF] ( (PCF[IBUF]) and (60000C), goto[tsk];
PCF[IBUF] ( (PCF[IBUF]) and (120000C), goto[tsk];
PCF[IBUF] ( (PCF[IBUF]) and (20000C), goto[tsk];
 cZrZ:
cNrZ:
                   \begin{array}{lll} Stack \leftarrow T, & call[neS2]; & *TASK & at & last \\ lu \leftarrow & ldf[PCF[[BUF], 15, 2], & dblgoto[tsf, tsb, Rodd]; \end{array} 
neS2:
                  PCf[IBUF] < ldf[PCf[IBUF],0,3], return;
 *Test skip, point PCF at first byte of next instruction (cannot cause refill) tsf: dblgoto[neSkip,neNoskip,ALU*0], F10[17]; tsb: dblgoto[neSkipx,neNoskipx,ALU*0], F10[17];
```

```
NOVA AUGMENTED INSTRUCTION SET
                                                                                             CYCLE Left Rotate
DIR Disable interrupts
EIR Enable interrupts
BRI Branch and return from interrupt
RCLK Road Clock
SIO Start I/O
BLT Block Transfor
BLKS Block Store
**SIT Start Interval Timer - returns -1
JMPRAM Jump to RAM - only works if ACl = 420 (enters Mesa)
RORAM Road RAM - returns -1
WRTRAM Write RAM - NOP
DIRS Disable interrupts and skip if on
VERS Version - ACO ← 40000C
**OREAD Double-word read (altoII only)
**DWRITE Double-word write (altoII only)
**DEXCH Double-word exchange (altoII only)
DIV Unsigned Divide
**DIAGNOSE1 Diagnostic (altoII only)
BIJBLT Bit Block Transfor
JSRIS Jump to subroutine, double indirect, pc relative
JSRIS Jump to subroutine, double indirect, ac2 relative
CONVERT Scan conversion of characters
   60000
61000
61001
61002
61003
61004
61005
  61006
61007
  61010
61011
 61012
61013
61014
61015
61016
  61017
61020
  61021
  61023
61024
  64400
65000
   67000
```

NOTE: instructions with ** are not implemented, and will bomb out if executed

*Dispatch to 8 main extended opcodes. Enter with ALU = Instruction.3.

XOPA: Dispatch[PCF[IBUF],4,3], goto[xnUNIMPTRAP,ALU#0]; *70900 - 77777 are unimplemented

Disp[Cycle], T < EfAd;

```
*Left cycle ACO by inst[12-15d], or by AC1 if count is 0.
Cycle: RTEMP ← 17C, goto[.+3,ALU#0],AT[NEXA,0];
    T ← ACL;*cycle by AC1 if count=0
    EfAd ← T;
    EfAd ← (Efad) -1;
    RIEMP ← (RTEMP) - (T);
    CycloControl ← EfAd, TASK;
    T ← RF[ACO];
    CycloControl ← RTEMP, goto[.+2,R<0];
    T ← (WFA[ACO]) or (T);
    ACO ← T, F1@[17], goto[neNoskip];
                                                                               *cycle - Test EfAd for 0
*Opcode 62000 - unused
*xnXA2: GOTO[xnUNIMPTRAP], AT[NEXA,2];
*Opcode 63000 - unusod
*xnXA3: GOTO[xnUNIMPTRAP], AT[NEXA,3];
*JSRIS - 65000
JSRIS: PFETCHI[Nova,EfAd],GOTO[xnJSRT], AT[NEXA,6];
*Opcode 66000 - unused
*xnXA6: GOTO[xnUNIMPTRAP], AT[NEXA,6];
```

```
*CONVERT - Opcode 670xx
  *Registers:
                                               destination word address minus NWRDS
+ disp points to two word block:
word 0 NWRDS -- number of words per scanline (< 400c)
word 1 dba -- minus dost bit addr mod 20c
pointer to word xh of the character descriptor block
                         ac0:
                         ac2
  *Character Descriptor Block:
 * words 0: xh-1 bit map for character

* word xh: xw -- (2*width) + 1, or (2*pseudochar) if extension required

* word xh+1: hd,,xh -- (scan lines to skip), (height of bit map)

*NOTE: This instruction looks like an @AC2 instruction, so at entry EfAd contains the first word

*of the 2-word block above (i.e. NWRDS).

*The high halves of base registers SMA and DMA are assumed to be set up.
                        PFETCHI[Nova, RTEMP]; "fetch self-relative pointer treaco, TASK;

DMA & T, FF10[17]; "setup for later, advance PC

TeRTEMP; "self-relative pointer to xw
TeAC3+(AC3)+(T)+1; "add pointer

PFETCHI[Nova, xnXII]; "fetch hd,,xh

AC1 & T & (AC1) AND (17C), TASK; "mask dba

RTEMP & GC;

RTEMP & (RTEMP) - (T);

TeEFAd, CALL[FIXDMA]; "DMA+DMA + (hd*xnNWRDS)
FIXDMA: xnXH^{c}(xnXH)+(177400C); DMAc(DMA)+(T), GOTO[DMAfixed, ALU<0]; *when done, DMA will point to the first dest word xnPG2RET: RETURN;
                         I: AC3+(AC3)-(2C); *back up AC3 to the start of the block (AC3 + AC3 - xh -2) xnXH+T+(LDF[xnXH,10,10])-1; *also decrement xh
                          T \leftarrow (AC3) - (T) - 1, TASK;
 xnCVLOOP:
                                              SMA←T+(SMA)+1;
                       PFETCH1[Nova,AC3], task; *fetch source
XBI ← pXDuf;
xnXH+(xnXH)-1,GOTO[xnCNVEND,R<0]; *test count
PFETCH4[DMA,xBuf,0]; *fetch dest
T ← (ldf[DMA,16,2]), task; *use Stkp to index xBuf
XBI ← (XBI) + (I);
Stkp ← XBI;
CycleCoutrol ← AC1;
T ← (RF[AC3]), task; *source contribution to first dest word
Stack ← (Stack) or (I);
CycleCoutrol ← RTEMP, goto[.+2,R>=0];
PStore4[DMA,xBuf,0], goto[CVXX]; *source exhausted
T ← WFA[AC3]; *source contribution to socond dest word
XBI ← (XBI) + 1, goto[xnCVX, ALU=0]; *if it is zero, we are done
lu ← ldf[XBI,16,2]; *check whether we are still in the quadword
Stkp ← XBI, goto[doSingleWord,ALU=0];
Stack ← (Stack) or (I), goto[xnCVX]; *OR the second Dest word
                         PFETCH1[Nova,AC3], task; *fetch source
doSingleWord: Pfetch1[DMA, xnDEST, 1]; *fetch second dest word call[xnPG2RET]; xnDEST \( (xnDEST) or (T); *so xnDEST will be written Pstore1[DMA, xnDEST,1], call[xnPG2RET]; *UGH nop; *allocation constraint
 AC3 ← RSH[AC3,1], dblgoto[NeSkipx,neNoskipx,Rodd];
 AC3toT: T ← AC3, return;
 xnCVLOOP:
                                               SMA←T←(SMA)+1;
PFETCH1[Nova,AC3],CALL[xnpG2RET]; *fetch source xnXH+(xnXH)-1,GOTO[xncNVEND,RC0]; *test count PFETCH1[DMA,xnDEST.0]; *fetch dest0 CycleControl < AC1,task; T < RF[AC3]; *source contribution to first dest word xnDEST + (xnDEST) or (T); Pstore1[DMA, xnDEST,0]; CycleControl < RTEMP, goto[.+2,R>=0]; T < EfAd, goto[CVXX]; T + WFA[AC3]; *source contribution to second dest word goto[xnCVX, ALU=0]; Pfetch1[DMA, xnDEST, 1], call[xnPG2RET]; *fetch second dest word xnDEST < (xnDEST) or (T); Pstore1[DMA, xnDEST, 1]; xnCVX: T+FAd; *get NWRDS CVXx: DMA+(DMA)+(T), GOTO[xnCVLOOP];
  xnCNVEND:
                                              AC3 + RSH[AC3,1], dblgoto[NeSkipx,neNoskipx,Rodd];
 AC3toT: T ← AC3, return;
```

```
*Extended Opcodes with no displacement or parameter
DIR: NWW ← (NWW) OR (100000C), goto[ComRet], AT[NEXB,0]; *dir - 61000

EIR: T ← (R400) OR (52C), goto[EIRcom], AT[NEXB,1]; *eir - 61001

EIRcom: PFETCIII[Nova,wW], CALL[xnPG2RET];
T ← WW;
NWW ← (NWM) OR (T);
NWW ← (NWM) AND NOT (100000C);
PCF[IBUP], dblgoto[EIRz, BRIy, Rodd];
EIRz: T ← PCB, call[GPC1]; *EIR must test for interrupts NOW. We simulate JMP .+1
T ← T, goto[JMP];

RRI: T ← (R400) OR (52C), goto[EIRcom], AT[NEXB,2]; *bri - 61002

BRIy: T ← (R400) OR (100C); *fetch PC from location 500

BRIX: PFETCHI[Nova, EfAd], CALL[xnPG2RET];
T ← EfAd, goto[JMP];

RCLK: T ← (R400) OR (30C), AT[NEXB,3]; *rclk - 61003
PFETCHINova, ACO];
*RIEMP ← (325C), TASK; *Cet RTCLOW from task 16's R's
RTEMP ← (325C), TASK; *Get RTCLOW from task 16's R's
STRP ← RTEMP;
T ← LDF[STACK, 1, 12], GOTO[xnNRDOVF, R>=0];

*the low bits overflowed, but the display
*hadn't gotten around to updating the high bits yet.
ACO ← (ACO)+1;

xnNRDOVF: AC1 ← T, goto[neNoskip], FF10[17];

SIO: T ← AC0, loadpage[opPago3], AT[NEXB,4]; *sio
RIEMP1 ← Oc, gotop[preEESIO]; *RTEMP1=0 means return to Nova
```

Nova.mc 3-Nov-79 19:15:53 Page 10

```
*BLT and BLKS
 *slow straight forward blt with no checking for source and dest overlap
             registers:
racO address of first source word - 1 (BLT), or data to be stored (BLKS)
                           address of last destination word
              rac1
rac2
                          unused
                          negative word count
**BLT - $1005
BLT: AC0 \( \tau \) + (AC0) + 1, AT[NEXB,5]; **blt
BLT: Pfetch1[Nova, RTEMP], call[xmPG2RET]; *fetch source

1u \( \tau AC3; \)
AC3 \( \tau \) + (AC3) + 1, goto[BLdone, ALU=0]; *test count = 0 and increment it

\( \tau \) + (AC1) + (T), loadpage[0]; *form destination address

\( \text{Pstorel[Nova,RTEMP], callp[Intlest]; *the return link must be odd, so that if an interrupt

*occurs from Intlest, the saved PC will not be incremented...

PCF[IBUF], dblgoto[BLTxx,BLKSxx,Rodd], at[noBase,7]; *thus, this location must be odd

BLKSxx: T \( \tau AC0, \) yoto[BLKSx];
BLdone: AC3 \leftarrow OC, goto[ComRet]; *BLdone: AC3 \leftarrow OC, goto[STAq]; *STAq refills IBUF and advances PC
*SIT - 61007
*SIT: GOTO[xnUNIMPTRAP], AT[NEXB,7]; *sit
JMPRAM: T ← 20c , AT[NEXB,10]; *jmpram - 61010
lu ← (rhmask[ACl1] xor (T);
T ← ACO, goto[NEtoMesa,alu=0];
GOTO[xnUN1MPTRAP];
 NE toMesa:
              ::
GLOBALhi ← OC; *Initialize some Mesa Emulator registers
LOCALhi ← Oc;
MEMSTAT ← Oc;
              xfXTSReg ← 0c;
              MDS ← 0c;
xfMX ← 1c;
              TickCount ← 3c;
xffemp ← T, LoadPage[7];
MDShi ← 0c, gotop[MStart];
 ComRet: GOTO[neNoskip], FF10[17]; *common ending for instructions which advances PC
 RDRAM: ACO \leftarrow (ZERO) - 1 , GOTO[ComRet], AT[NEXB,11]; *rdram - 61011
 WRTRAM: GOTO[ComRet], AT[NEXB, 12];
                                                                 *wrtram ~ 61012 (nop)
              FF1@17],AT[NEXB,13];
NWW ← (NWW) or (100000C), db1goto[neNoskip,neSkip,R<0];
 VERS: ACO ← (40000c), GOTO[ComRet], AT[NEXB, 14]; *vers - 61014
 *DREAD: GOTO[xnUNIMPTRAP], AT[NEXB, 15]; *dread
                          GOTO[xnUNIMPTRAP], AT[NEXB, 16]; *dwrite
 *DEXCH: GOTO[xnUNIMPTRAP], AT[NEXB,17]; *dexch
```

ONPAGE[ncPage];

```
*DIAGNOSE1:
                                              GOTO[xnUNIMPTRAP], AT[NEXC,2];*diagnose1
 *xnXC02:
 *DIAGNOSE2:
 *xnXC03:
                                              GOTO[xnUNIMPTRAP], AT[NEXC,3]; *diagnoso2
BITBLT: T ← Novah, LoadPage[bbp2], AT[NEXC,4];
AC3 ← T, gotop[NovaBitBLT];
                                            GOTO[ xnUNIMPTRAP], AT[NEXC, 5];
GOTO[ xnUNIMPTRAP], AT[NEXC, 6];
GOTO[ xnUNIMPTRAP], AT[NEXC, 10];
GOTO[ xnUNIMPTRAP], AT[NEXC, 10];
GOTO[ xnUNIMPTRAP], AT[NEXC, 11];
GOTO[ xnUNIMPTRAP], AT[NEXC, 12];
GOTO[ xnUNIMPTRAP], AT[NEXC, 13];
GOTO[ xnUNIMPTRAP], AT[NEXC, 14];
GOTO[ xnUNIMPTRAP], AT[NEXC, 16];
GOTO[ xnUNIMPTRAP], AT[NEXC, 16];
GOTO[ xnUNIMPTRAP], AT[NEXC, 16];
GOTO[ xnUNIMPTRAP], AT[NEXC, 16];
GOTO[ xnUNIMPTRAP], AT[NEXC, 17];
*xnXC05:
*xnXC06:
*xnXC07:
*xnXC10:
 *xnXC11: *xnXC12:
 *xnXC13:
*xnXC14:
 *xnXC15:
 *xnXC17:
                       save the current pc + 1 in memory location 527b and jump to location pointed to by location 530b + inst[3.7]
xnUNIMPTRAP:
    T + (Idf[GETRSPEC[12/],14,3]) +1;
    PCB + (PCB) + T;
    T + (R400) OR (127C);
    FASK , PSIORE1[NOVA,PCB];
    T + (R400) OR (130C);
    T + (Idf[PCF[IBUF],3,5]) + (T), goto[BRIx];
                        END;
```

- * Standard preamble for xxxOccupied.mc files produced by MicroD * last edited April 23, 1979 $\ 3:41\ PM$

Insert[DOLang|;
NoMidasInit;LangVersion;MultDIB;

```
BUILTIN[insert,24];
insert[d0lang];
NOMIDASINIT;
  LANGVERSION;
 MULTDIB:
  insert[GlobalDefs]; *task and page assignments
TITLE[Overlay];
*last edit by Chang, August 13, 1979 3:07 PM, RDC Integration
* edit by Johnsson, June 15, 1979 3:24 PM, new registers
*edit by Chang, June 4, 1979 2:09 PM, for MIDAS Overlay booting
*edit by Chang, May 27, 1979 6:39 PM, for Overlay booting
*edit by Johnsson, May 15, 1979 3:27 PM, PNIP fix
*edit by Chang, May 10, 1979 8:31 AM, add new Ethernet ID
*edit by Sandman, April 6, 1979 3:50 PM
  *Modified March 6, 1979 by CPT. Added fault handling
  RV[rlink0,34]; *subroutine return link
  *Registers for other sections of initialization
*Registers for other sections of initing RV[xCNT,20]; *used everywhere RV[Devindex,21]; *used in DeviceInit RV[contemp,22]; *used in DiskBoot RV[initr0,40]; *used in DiskBoot RV[initr1,41]; *used in DiskBoot RV[initr2,42]; *used in DiskBoot RV[initr3,43]; *used in DiskBoot RV[ErrorCnt,44]; *used in DiskBoot RV[ErrorCountx,45]; *used I
  RV[temp,51];
  INSERT[DMdofs];
*Maintenance Panel Normal Operation Codes: MC[StartDiskBoot,1/0]; *120d MC[SystemRunning,202]; *130d
"Maintenance Panel Failure Codes:

MC[MotEnoughMemory,145]; *101d

MC[BadMap,146]; *102d

MC[MoDliskStatus,171]; *121d

MC[BadBoot,172]; *122d
SETTASKFOT:
                                                           OnPage[InitPage];
 BootSecondBlock:
                                                                                   LoadPage[LoadCSPage];
                              gotop[BootSBlock];
                             stkp + xCNT;
t+stack;
t + BootDiskAddr;
                                                                                                                      *get next disk address from reg 237
*set next disk address from reg 37
                              DMA+(1000c); *dcb address
pstore1[DMA,xCNT,IOCBDiskAdr!],call[LoadCSRet];*next disk address
                                ErrorCnt+(10c);
  setdcb:
                              DevIndex ← (zero) - 1;
initr0 ← 0c;
                                initr1←0c;
                                initr2←0c:
                               pstore2[DMA,initr0,IOCBNoxt],call[LoadCSRet];
initr3+0c;
                             Initr3+Oc;
t+(R400)or(120c);
pstore4[Nova,initr0],call[LoadCSRet];*clear disk communication cells
xCNT+(zero): *disk status
pstore1[DMA,xCNT,IOCBStatus],call[LoadCSRet];
xCNT+(44000c); *disk command
pstore1[DMA,xCNT,IOCBCommand],call[LoadCSRet];
xCNT+(1400c); *header address
pstore1[DMA,xCNT,IOCBDeaderPointer],call[LoadCSRet];
xCNT+(2000c); *label address
pstore1[DMA,xCNT,IOCBLabelPointer],call[LoadCSRet];
xCNT+(3000c); *data address
pstore1[DMA,xCNT,IOCBDataPointer],call[LoadCSRet];
                               start the disk
  startdisk:
```

```
initr1+1000c; * word 521 -- IOCB pointer initr3+(zero) - 1; * word 523 = -1 to force a seek t+(R400)+(120c); * store into 520-523 (words 0 and 2 aro zero) pstore4[Nova,initr0], call[LoadCSRet]; *dcb address
* wait for completion
ErrorCountx ← 20c;
SetDW: DevIndex ← (zero)-1; *loop count for status wait
WaitDisk: Pfetch1[DMA,xCNT,1]; *fetch status word at 1001b
T ← 17C, call[LoadCSRet];
lu ← (ldf[xCNT,4,4]) xor (T);
goto[StatusHere,ALU=0], lu ← ldf[xCNT,10,10];
DevIndox ← (DovIndex)-1;
goto[WaitDisk,ALU#0];
ErrorCountx ← (ErrorCountx) ~1;
goto[SetDW,ALU>=0];
LoadPage[InitPage];
T ← NoDiskStatus, gotop[InitFail]; *timed out waiting for
               T 		NoDiskStatus, gotop[InitFail]; *timed out waiting for disk to store status
StatusHere: dblgoto[NoFaultStatus,IncECount,ALU=0],FRCEZERESULT;
NoFaultStatus: nop; call[loadmi];
              goto[readnextblock];
IncECount:
              trrorCnt ← (ErrorCnt)-1;
goto[FailBoot,ALU < 0]; *bad header, try again
goto[BootSBlock];
FailBoot: LoadPage[InitPage];
T ← BadBoot, gotop[InitFail];
                           OnPage[InitPage];
              erCS: LoadPage[LoadCSPage];
xCNT < FFaultAdd, gotop[.+1];
{\tt LoadOtherCS:}
                            OnPage[LoadCSPage];
              stkp ← xCNT;
LU ← (stack) and (4000cc); * check for Midas Present
              LU + (stack) and (40000c);
goto[MidasPause, alu#0];
LPhi + zero;
LP + CSMemStart;
RTEMP1 + zero; * Jump flag
LoadPage[LRJPage];
gotop[LRJenter];
loadmi:
              usectask;
              teapc&apctask;
rlinkOet;
              contemp∈(3400c);
                                                        *last address + 1 of disk data
             pfetch1[Nova,xCNT],call[LoadCSRet];
              nop,
pstore1[DMA,xCNT,IOCBDiskAdr!],call[LoadCSRet];*next disk address
apc&apctask+rlink0;
LoadCSRet:
              Return;
             rDone: t+(2000c);
pfotch1[Nova.coutemp], call[LoadCSRet]; *get next sector address
xCNT + NextDiskAddr;
stkp+xCNT;
TransferDone:
              The (contemp); stack \leftarrow (T); * save the next disk address BootDiskAddr \leftarrow (T); * save the next disk address GOTO[BootLoader];
                            LoadPage[InitPage];
gotop[DiskBoot];
BootLoader:
                            NWW + (100000c), ;
BreakPoint, goto[MidasPause];
MidasPause:
MidasWait:
 ******* added the following for overlay, will be over-written later
                            OnPage[LRJPage];
Set[LRJBase,Add[Ishift[LRJPage,10],300]];
```

END;

```
* File RDC.mc
        Last edit by Jim Frandeen October 14, 1979 9:12 PM
        This version preloads 16 words for write operations.
 Insert[RdcDefs];
TITLE[RigidDiskController];
SET TASK[RdcTask];
ON PAGE[RdcPago];
                                                                         *currently 11b = 9d
  RdSectorWakeup:
 RdSectorWakeup:

**Come here every time we get a sector wakeup. We get a sector wakeup at the end of every data sector. 1383 sectors go by every second, s

**o we get a wakeup every 723 microseconds. When we wake up, look and see what we were doing when we went to sleep so we can pick up wher

**e we left off. We were doing one of the following:

Waiting for a new command (State Idle);

Waiting for a drive to come ready (State DriveChange);

Waiting for a seek to complete (State SeekWait);

Waiting for a sector to come around on the disk to execute a command (State SectorWait);

Waiting for a transfer operation to complete so we can check for errors. (State DataTransfer).

**DiskStatus has just been read from the Controller. First, update CurrentSector so we know what sector is about to go by. Then go do sem

***ething depending on what State we are in.
  \begin{array}{lll} LU \leftarrow (RdcDiskStatus) & AND & (RdcSector0); & *fest & for sector & 0. \\ RdcCurrentSector \leftarrow (RdcCurrentSector) + 1, & *Update & current & disk & sector. \\ & Skip[ALU=0]; & *Skip & if & not & sector & 0. \\ \end{array} 
Skip[ALU=0]; *Skip if not sector 0.

RdcCurrentSector+0C;
Dispatch[RdcState, 15,3]; *Get State for dispatch
FeRdcCSBptr, *Load displacement to fotch IOCBptr from CSB.
Disp[.+1]; *Dispatch on state pointer
RdcSectorTimeOutCount + (RdcSectorTimeOutCount)-1,
Gofo[RdSectorWait], AT[RdcBase, RdcSectorWait!];
LU+(RdcDiskStatus) AND (RdcSeckComplete), *Check seek con
GoTo[RdSeckWait], AT[RdcBase, RdcSeckWait!];
LU+(RdcDiskStatus) AND (RdcDevSeIOK), *Check device selected
Gofo[RdDriveChange1], AT[RdcBase, RdcDriveChange!];
F-LSH[RdcState, 14], *Prepare State for EndCommand.
Gofo[RdEndTransfor], AT[RdcBase, RdcDatafransfor!];
                                                                                                                           seek complete
  **Come here when we are in the Idle state. We are just hanging around waiting for TheFace to chain a new TOCB onto the CSB. TheFace is ou
**r link to TheOutsideWorld. When TheOutsideWorld wants to execute a disk command, he calls TheFace. TheFace then constructs an Input Out
**put Control Block (IOCB) and chains it onto the Controller Status Block (CSB). When we wake up, we look to see if there is anything to
  *When we arrive here, T points to the CSB. Load IOCBptr and Synch from the first two words of the CSB. Look to see if Synch is negative...
 "*If so, TheOutsideWorld wants us to quit processing IOCBs.

Pfetch2[RdcZeroBase, RdcIOCBptr], *Fetch IOCBptr and Synch from CSB.

AT[RdcBase, RdcIdde!];

LU-RdcSynch, *Test Synch
 LU-RdcSynch, *Test synch
Gofo[RdIdle1,R>=0];
 *Woll, it's time for a break. TheFace says to knock it off for a while and not process any more JOCBs until he gets things figured out.

**We could get out of here quicker if we didn't have to check Synch. But we must check it every time, even if there is nothing to do. The

**Face will not be satisfied unless we say "I Got it" by setting bit 0 of the controller word in the CSB.

Tr(RdcCSDptr)+(RdcCSBcontroller);  *Set displacement to store Synch.

Pstore[RdcZeroBase, RdcSynch]; *Store <0 in csb.controller.

GoTo[RdClearWakeup];
  RdIdle1:
   *Come here if Synch is not negative. We might have work do. Test IOCBptr to see if it is non-zero.
  T∈RdcIOCBptr;
                                     *T points to IOCB.
   *Come here from Chain when a command has been processed, and see if there is another IOCB waiting.
  RdcState+RdcIdle,
                  GoTo[RdNewIOCB, ALU#0]; *If IOCB is waiting
  NOP: **Placement constraint
*Well, shoot, there is nothing for us to do this time. Oh well! Look at the Synch word and see if any Mesa processes need to be notified
**about this sector wakeup. If not, skip the call to DoInt to save time. We need to split as fast as possible and give the machine to som
   **cone else
 T+(RdcCSBptr)+(RdcCSBsynch);
  Pfetch1[RdcZeroBase, RdcSectorSynch];
                                                                                          *Fetch Synch word from CSB.
 *If Synch is zero.
 CallP[DoInt],
                                   *Set NWW and IntPending; uses registers 0,1.
 IOStrobe; "Terminate the wakeup "Continue here after the next sector wakeup.
Input[RdcDiskStatus, RdcStatus], "Road status register from controller.
GoTo[RdSectorWakeup];
 %**********End of Pilot Sector Wakeup Code****************
  *!******Start of MicrocodeDriver Code*****************
 T+(RdcCSBptr)+(RdcCSBsynch);
Pfetch1[RdcZeroBase,RdcSectorSynch]; *Fetch Synch word
RdcTemp+RdcWakeupReg; *Load address of NWW.
T+(GetRspec[103]) XOR (377C); *Save Stkp, right side up.
                                                                                         *Fetch Synch word from CSB.
 Stkp+RdcTemp,
RdcTemp+T;
                                                  *Set Stkp to NWW, save old Stkp in Temp
*Get bits to OR into NWW.
*Set NWW.
 T+RdcSectorSynch; *Get bits to OR Stack+(Stack) OR (T); *Set NWW.
Stkp+(RdcTemp), *Set DriveChange to zero Call[RdTaskIfNotZero];
```

```
*!********End of MicrocodeDriver Code*****************
 RdCloarWakeup:
    ferminate the wakeup and go to sleep until the next sector wakeup.
 Call[RdStrobol:
 *Continue here at the next sector wakeup.
Input[RdcDiskStatus, RdcStatus], *Read status registor from controller.
GoTo[RdSectorWakeup];
 RdNewIOCB:
*Boy, Wow!! We have something to do! Time's a wast'n! When the Controller turns on our wakeup latch, we are only 56 bytes from the secto **r mark. We only have 60 microseconds after sector wakeup to get ready and send a command to the Controller. No telling how much time ha **s already gone by. We didn't get our wakeup call until we were the highest priority task. And the evil DiskController runs at a higher **priority task level. We have already executed 9 instructions since wakeup. If the header shows up before we send the command, we will g **et IOAtten and ServiceLate. And you know what that means! We will have to wait one more disk revolution. And TheOutsideWorld will not b **explaints.
 **e pleased!
**e pleased!

**A rule of the game is that we have to task to give up control of the CPU after every dozen or so microinstructions. We must task twice

**Before we can get our command ready, and once more before we send the header data to the Controller. And we don't know when we will get

** scheduled again after a task. The evil DisplayController is a glutten for CPU cylces. If we don't task often enough, the display will

**flicker. And the OutsideWorld will really be pissed! At the same time, the sector mark is less than 60 microseconds away. So we better

**hurry! Try to avoid branches that cause burps, and beat it down to State DataTransfer.

*I and IOCBptr point to the new IOCB. Fetch the new disk address from the first two words of the IOCB into NewDriveCylinder and NewHeadSe

**ctor. The next two instructions calculate a pointer to CSB.diskAddress[of the drive we are about to access].

Pfetch2[RdcZeroBase, RdcNewDriveCylinder];
*T points to CSB.diskAddress[drive 0].
 T+(LDF[RdcNewDriveCylinder, 0, 2])+T;
                                                                                      *T points to CSB.diskAddress[current drive].
*There was our first task switch after 12 instructions. Here we go again.
LU+(RdcDiskAddressPtr-T) XOR T; *Test for drive change since last command.
RdcDiskAddressPtr-T, *Update pointer to CSB diskAddress[drive].
Skip[ALU-0]; *If no drive change.
RdcState+RdcDriveChange; *New drive this wakeup.
RdcState-RdcDrivoChange; *New drive this wakeup.
*Fetch the current cylinder address of the drive we are about to reference from the CSB. This will be set to -1 if we must recalibrate.
Pfotcht[RdcZeroBase, RdcCurrentCylinder];
 *Send the drive and head to the controller. Drive is in the two low order bits of DiskAddressPtr. DiskAddressPtr points to CSB.diskAddres
-send the drive and head to the controller. Drive is in the two ^*s[drive]. Head is in NowhicadSector. Te(LDF[RdcNewHeadSector,0,10]); *Head is in bits 14-17 Te(LSH[RdcDiskAddressPtr,4]) OR T; *Drive is in bits 12-13 RdclonpeT;
 Output[RdcTemp, RdcDrive/Head]; *Send drive and head to controller.
 *See if the drive has changed since the last command. The State will be Idle (an even state) or DriveChange (an odd state).
*This is our first obstacle. If the drive has changed since the last command, we will have to wait for the Controller to tell us the new
 **drive is ready.

Gofo[RdDriveChange, R Odd];
                                                                                      *If drive change
 RdDriveReady:
 *The drive has not changed. See if we need to recalibrate.
LU-(RdcCurrentCylinder),

**If recal not required.

The drive
Skip[RP=0]: *If recal not required.

*Well, this is obstacle number two. The drive must be recalibrated before we can execute any commands. This means we must move the disk

**arm back to track O. Seek errors cause this to happen. GoTo Recal and continue at TostForSeek when the drive has been recalibrated. If

**no seek is required after recalibration, continue at SeekComplete after the heads have settled.

LUE(RdcDiskStatus) AND (RdcTrackO),
                 GoTo[RdRecal];
"The drive is ready, and we we do not need to recalibrate. See if we need to seek. We will not need to seek if the disk address is for o **ne of the fixed heads or if CurrentCylinder is equal to NewCylinder. Tost for the same cylinder first to save time.

To-NdcNewCylinder (1.Df[RdcNewDriveCylinder,10,10]); *Remove head address from NewHeadCylinder.
 LU←(RdcCurrentCylinder)-T:
                                                                     *Test for different cylinder.
                                                                  *Prepare to fetch.
U=0]; *If CurrentCylinder = NewCylinder
 T+(RdcIOCBptr)+(RdcIOCBnext), *Pre
GoTo[RdScekComplete,ALU=0];
*Here we are stuck at the last obstacle. It looks like we will have to seek before we can execute a command. Go move the disk arm to the **new cylinder and continue at SeekComplete when the heads have settled at the new cylinder.

**IU+(LDF[RdcNewHeadSoctor,4,1]), *Test for fixed heads.

**GoTo[RdSeek];
RdSeekComplete:

*We made it past the last obstacle. The disk arm is sitting at the right cylinder. Get the command ready to send to the Controller.

*Fetch the rest of the data we need from the next four words of the IOCB: NextIOCB points to the next IOCB in the chain, if any (Note: we

** must load this again at RdChain); Command is the command to execute; LongPointer and LongPointer1 point to the data for the transfer o

**peration. Note that this operation destroys registers that were being used for other things during the seek. If the command is seek onl

**y, we are through with this IOCB.

Pfetch4[RdcZeroBase, RdcNextIOCB];

*T=(RdcIOCBptr)+(RdcIOCBnext).
*Set MemBufAdr to zero.
*Continue after our second task switch after 14 instructions. This was the first reasonable place to task. LU·LDF[RdcCommand,10,10]; *Header, label, and data commands
RdcCommand-(RdcCommand) OR (RdcAllowWake),
GoTo[RdEndCommand,ALU=0]; *If seek only
 *Continue if command is not seek only.
 *~******Start of Pilot Code********************
 "Get LongPointer ready to point to the data area in memory. If BP[0:23] is a base pointer, BP[0:7] is in bits 0-7, and BP[0:7]+1 is in b
RdcLongPointer1+T+LSH[RdcLongPointer1,10];
RdcLongPointer1+(RSH[RdcLongPointer1,10])+1;
```

```
LU=(RdcCommand) AND (RdcDataWriteOrVerify);
TeRdcIOCBptr, *Set displacement for Fetch.
TrRdcIOCBptr, *Set displacement for Fet
GoTo[RdPrepareSectorWait,ALU=0];
                                                                 *If not write or verify.
 *Continue if write or verify operation. Preload the Controller buffer with the header and labol data and 16D words of data.

10Fetch20[RdcZeroBase,RdcOutput], *Sond the header data.
RdPrepareSectorWait:
RdcSectorTimeOutCount RdcSectorTimeOutWakeUps:
rasectorware:
*Nore we are ready to send a command to the Controller. Look to see if the sector coming up is the one we want to access. CurrentSector
**is what we think the next sector will be.
LU-(RdcCurrentSector) XOR T;
RdcState-RdcDataTransfer,
          GoTo[RdDataTransfer,ALU=0];
                                                      *Go for it!!
*Can you believe it? We hurried all the way down here, and this isn't even the sector we need to access. Go back to sleep until the next
**sector wakeup. Then continue at SectorWait above, and check that sector.
RdcState+RdcSectorWait,
          GoTo[RdEndSectorWakeup];
                                                      *Go back to sleep.
"Here we are at the right sector. Send the command to the Controller.
Output[RdcCommand, RdcDovOp]: "Send the Command.
*Hope we made it on time! We won't know until we try to read the header. If we get TOAtten here because we missed the sector, we will sti
*"Il get the header wakeup, so we plunge ahead. Tune in at Readhleader for the next exciting episode!
LU+(RdcCommand) AND (RdcDataWriteOrVerify);
T+RdcIOCBptr, *Set displacement for Fetch.
GoTo[RdReadHeader,ALU#0]; *If write or varify.
GoTo[RdReadHeader];
                                *This extra instruction is for placement constraint.
RdReadHeader:
*We have done all we can for now. Terminate this wakeup and go to sleep until the header field on the disk shows up. The header field con **tains the address of the next sector.

Call[RdStrobe]; *Terminate the wakeup.
*Continue here when the Controller has read the header field from the disk into its buffer. Transfer the header information from the Cont
**roller's buffer into the IOCB. This is the exciting moment, ladies and gentlemen! We will soon know—if we got our command ready in tim
                     "Set MemBuffAdr to zero.
"Start the Controller.
Call[RdPrimeIdata]; *Start the Controller.

ToRdcIOCBptr; *Set base for IOStore
RdcTemporRdcTemp; *Interlock for PrimeIdata
IOStore4[RdcZeroBase, RdcInput], *Read the header data into the first four words of the IOCB.

*Well, we blew it! We got IOAtten from the Controller, and that means trouble! Our command was probably too late. Sigh!

GoTo[RdHeaderIOAtten, IOAtten];
*Well, we made it past the header. We win part one. But the game is not over. The bits are flying fast and furiously now. The SA4000 tran **sfors seven million bits per second. Will we catch them all as the disk fly by? Or will the evil DisplayController steal our CPU cycles ** and cause ServiceLate or RateError? Tune in at EndTransfer for the exciting conclusion!!
LU~(RdcCommand) AND (RdcLabe1ReadOrVerify); *For test a
LU~(RdcCommand) AND (RdcDataWriteOrVerify),
GoTo[RdEndLabe1,ALU=0]; *If no label read or verify
                                                                 *For test at EndLabel
*Come here to read or verify label. Issue IOStrobe to cancel the Header field wakeup and go to sleep. Call[RdStrobe]; *Terminate the wakeup.
*Continue at the first label field wakeup. Read the first four label words into IOCB words 4 through 7. Issue IOStrobe to terminate the
*Continue after the second label field wakeup. Read the second four label words into IOCB locations 10B through 13B.
T+(RdcIOCBptr)+(RdcIOCBlabel+4);
IOStore4[RdcZeroBase,RdcInput], *Read the next four words of the label into IOCB locations 10-13B.

Skip[NoAtten]; *If not IOAtten
*Come here if we have IOAtten due to a label error. Set bit 0 in State to remember we got a label error so we can post LabelError in the
**status. We will continue to get data wakeups, so we plunge ahead.
RdcState+(RdcState) OR (RdcBit0);
LU+(RdcCommand) AND (RdcDataWriteOrVerify);
RdEndLabel:
*If write or verify data, GoTo WriteData. If data read, GoTo ReadData; otherwise skip data entirely.

LU+(RdcCommand) AND (RdcReadData), *Test for data read.

GOTo[RdWriteData,ALU#0]; *If data write or verify.
```

```
3-Nov-79 19:15:53
 RDC.mc
                                                                                                                                                                                                                                                                        Page
 GoTo[RdReadData,ALU#0]; *If read data
GoTo[RdClearWakeup]; *Skip data altogether.
 GoTo[RdClearWakeup];
 RdWriteData:
 **Come here to write or verify data. Issue TOStrobe to cancel the wakeup and go to sleep. RdcTemp+40C, **to set MomBuffAdr Call[RdStrobe]; *Terminate the wakeup.
*Continue after the first data field wakeup. Set McmBufAdr to the address following the last address loaded with data in the sector wake 
**(20 header and label + 20 data = 40).
Output[RdcTemp, RdcMcmBuffAdr];
*We must have two instructions after Output before a memory instruction.
RdcTemp+T+20C; *Set displacement for IOFetch and Interlock.
 RdWriteData2:
 **ast transfer. This also makes another instruction after the Output and makes an even location to branch to on ALU>=0.
 RdcLoop[est←370C;
*We execute IOFctch4 four times instead of one IOFetch20. Again due to the famous Redell Syndrome. IOFetch4 [RdcLongPointer,RdcOutput]. *Transfer 4 more data words to the Controller buffer. Call[RdTplus4Nofask]; *Increment T and Temp by 4.

IOFctch4 [RdcLongPointer,RdcOutput], *Transfer 4 more data words to the Controller buffer. Call[RdTplus4]; *Increment T and Temp by 4 and task.

IOFetch4 [RdcLongPointer,RdcOutput], *Transfer 4 more data words to the Controller buffer. Call[RdTplus4NoTask]; *Increment I and Temp by 4.

IOFetch4 [RdcLongPointer,RdcOutput], *Transfer 4 more data words to the Controller buffer. Call[RdStrobe]: *Terminate the wakeup.

*Call[RdStrobe]: *Terminate the wakeup.

*Continue here after the next data wakeup. I and Temp will be 3/4 the last time through the loop. LU+(RdcLoopTest)-T; *Test for last transfer

RdcTemp+T+(RdcTemp)+(4C), *Increment displacement.

GoTo[RdWriteData2,ALU>=0]: *If not last data transfer
  *Continuo here on the 16th wakeup. Ignore by issuing IOStrobe- and go to sleep. The next wakeup is equivalent to sector wakeup.
 GoTo[RdClearWakeup];
 RdReadData:
              here for data field read operation. Issue IOStrobe to terminate the header field or label field wakeup and go to sleep.
 Call[RdStrobe]; *Terminate the wakeup.
 *Continue here on the first data field wakeup. Set McmBufAdr to 21B. Do PrimeIData to start the controller.
 T←21C, *Set MemBuffAdr to 21
Call[RdPrimeIdata];
 RdcTemp←T←0C;
                                    *T is displacement for IOStore and Interlock.
RdReadData2:
*Repeat the following loop 16D times: Read 16D words into the data buffer. Issue IOStrobe to terminate the wakeup and go to sleep.
IOStore4[RdcLongPointer,RdcInput], *Transfer 4 bytes from Controller buffer to memory.

Call[RdTplus4NoTask]; *Increment T and Temp by 4.

IOStore4[RdcLongPointer,RdcInput], *Transfer 4 bytes from Controller buffer to memory.

Call[RdTplus4]; *Increment T and Temp by 4 and task.

IOStore4[RdcLongPointer,RdcInput], *Transfer 4 bytes from Controller buffer to memory.

Call[RdTplus4NoTask]; *Increment T and Temp by 4.

IOStore4[RdclongPointer,RdcInput], *Transfer 4 bytes from Controller buffer to memory.

Call[RdTplus4NoTask]; *Increment T and Temp by 4.

IOStore4[RdclongPointer,RdcInput], *Transfer last 4 bytes bytes from Controller buffer to memory.

Call[RdStrobe]; *Torminate the wakeup.

LU+(RdcTemp) XOR (374C); *Test for all bytes transferred.

RdcTemp-T+(RdcTemp)+(4C), *Increment displacement.

GoTo[RdReadData2,ALUMO]; *If not last transfer
  *Come here after the 17th wakeup. When the last block has been transferred, go read status and do end of transfer processing.
Input[RdcDiskStatus,RdcStatus], *Read status register from controller.
 *Well, here we are boys and girls, at the wakeup after the data transfer. And the winner is......
*T=LSH[RdcState, 14].
RdcDiskStatus*(RdcDiskStatus) OR T, *DiskStatus was loaded at Wakeup.
*Well, shit! We got all the way down here only to find we have an error. This could be serious!
Gofo[RdDataIOAtten,IOAtten];
 *Wheww!!! We made it! Now go post the completion status in the IOCB so TheFace will know what happened. Again the mighty RigidDiskControl **ler triumphs over the evil DisplayController!!!!!
 *This is a temporary patch to see if the last command was a write, and if so to verify it.
                                                                       *Test for write data
(7C), *Turn off data field bits.
 CUte(RdcCommand) AND (4C); *Test for write data
RdcCommand+(RdcCommand) AND NOT (7C), *Turn off data field bits
GoTo[RdNotWrite,ALU=0]; *If not write command
RdcCommand+(RdcCommand) OR (1C); *Turn on verify data bit.
 RdcState RdcSectorWait,
GoTo[RdEndSectorWakeup];
 RdNotWrite:
```

RdEndCommand: *Come here when the command has been completed. We are through with this IOCB. If the command was seek only, State is Scek; otherwise Sta **te is DataTransfer or one of the error states. Post Status in IOCB.completion. (State is in bits [0..3]). Save the old IOCBptr in the C **SB. NextIOCB points to the next IOCB in the chain, if any. If any type of error occurred, NextIOCB will be zero to stop processing IOCB **s. Fetch IOCB.synch into CommandSynch. The transfer mask may be used to cause a Mesa process interrupt at the end of the command. Note **that this is not the same as CSB.synch, which is still in Synch. T+LSH[RdcState, 14]; *Status will have State in the high order 4 bits. RdcDiskStatus+(RdcDiskStatus) OR T; *DiskStatus was loaded at Wakeup. T+(RdcIOCBptr)+(RdcIOCBcompletion); *Set displacement RdEndCommand2: * Pstore1[RdcZeroBase, RdcDiskStatus], *Post status in IOCB Call[RdTaskIfNotZero];

```
T*(RdcCSBptr)*(RdcCSBoldTOCB); *Sot displacement
Pstore[IRdcZeroBaso, RdcIOCBptr]; *Save old IOCBptr in CSB.
*[CRdcIOCBcSynch); *Sot displacement to fetch IOCB.aynch.
Protchi[IRdcZeroBaso, RdcCommandSynch]; *Sot displacement to fetch IOCB.aynch.
**Always wants to know about ond of command.
**Always wants to know about ond
```

```
RdDriveChange:
*Come here if the new command references a different disk drive than the previous command. We have to wait until the Controller has a ne
**w drive ready. When the drive is ready, go back and continue where we left off.
RdcSectorTimeOutCount+RdcDriveChangeTimeWakeUps
             GoTo[RdEndSectorWakeup];
                                                                  *Go back to sleep.
RdDriveChange1:
 *Continue here at the next sector wakeup when State is DriveChange. LU = (RdcDiskStatus) AND (RdcDovSe10K). See if device is ready.
RdcSectorTimeOutCount + (RdcSectorTimeOutCount)-1,
Skip[ALU=0]; *If drive is not yet ready.
GoTo[RdDriveReady];
                                       *DevSelOK=1
GoTo[RdEndSectorWakeup];
*Come here if disk has timed out. We can't hang around forever waiting for the disk. TheFace will wonder what happened to us.
RdcState RdcDiskTimeOut,GoTo[RdEndCommand];
RdRecal:

*Come here if CurrentCylinder is -1 to indicate that we must recalibrate the disk. Sond negative seek commands to the Controller until Ir

**ackO appears in the Status word. Wait for each seek to complete before sending another Command; otherwise we might get carried away and

**send too many seek commands. This causes the disk arm to bang against the stop, and it makes an awful noise.

*Status AND TrackO is on LU. Strip the head address from NewHeadCylinder. If.we go back to TestForSeek, we will need NewCylinder in T.

TeRdcNewCylinder*(LDF[RdcNewDriveCylinder, 10, 10]),

Skip[ALUMO]; *If we are at track 0.

*We are not at track 0 yet. Send a negative seek command and wait for the seek to complete. Return to Recal above when it has completed.

***
T←1C.
            *Seek one cyllinder.
            GoTo[RdSeekNeg];
*We are at track 0. We still have to seek to NewCylinder from track 0. RdcCurrentCylinder ^{\rm c} OC,
GoTo[RdHeadSettle];
RdSeek:
**Come here if CurrentCylinder is not the same as NewCylinder. We need to seek, unless the address is for one of the fixed heads. Head add
**ress is in bits [0..7] of NewHeadSector. Bits[0..3] are not used. Bit 4 will be nonzero if fixed heads.
                                        *LU=(LDF[RdcNewHeadSector, 4, 1]).
*Fall through here if fixed heads. Come here when the heads have settled after a seek.
T←(RdcIOCBptr)+(RdcIOCBnoxt),
GoTo[RdSeekComplete];
                                                    *Prepare to fetch.
*Continue if the disk address is for the moving heads. We really do need to seek. Well, there is no need to hurry any more. We have a ** long wait. Send seek commands to the Controller one at a time. Each command moves the arm one cylinder in the negative or positive dir **ection.
""ection.

*T=CurrentCylinder\-T;

GoTo[RdSeekNeg,ALU\=0]; *If CurrentCylinder\-NewCylinder\
*Continue if seek direction is positive.

RdcCommand+RdcSeek+D, *Set for positive direction seek.

GoTo[RdSeekLoop];
                                                    *T=CurrentCylinder-NewCylinder
RdSeekNeg:
RdcCommand←RdcSeek-D; *Set seek command for negative seek.
T←(zero)-T:
                           *Seek counts up instead of down.
*Send seek commands to Controller. I = number of tracks to seek in negative form. This crazy machine can add one to T, but it can't subt
**ract one from T. So we count up instead of down.
Output[RdcCommand,RdcDevOp]; *Send seek command, direction, and allow wake to Controller.
*Now we need to dolay at least one microsecond before issuing another Output command. If we send the commands too fast, the Controller ge
**ts confused. We delay by tasking. Initialize TimeOutCount. We better find our cylinder before it times out. Set up HeadSettlingCount. W
**e will start to count down when the seek is complete.
RdcState & RdcSeekWait
Call[RdTaskIfNotZero];
RdcHoadSettleCount+RdcHoadSettlingTimeWakeUps,
Call[RdTaskIfNotZero];
T<(zero)+T+1; *Decrement # tracks to seek.
T<(zero)+1+1; "Decrement w tracks to seek.

RdcSectorTimeOutCount<a href="RdcSeekTimeOutWakeUps">RdcSeekTimeOutWakeUps</a>,

GoTo[RdSeekLoop, ALU#0]; *If we need to send another seek command.

*Turn off the seek bit in the command, but leave AllowWake and Direction bits on. otherwise the Controller gets confused.

RdcCommand(RdcCommand) AND (RdcAllowWakeAndSeekDirection);

Output[RdcCommand, RdcDevOp], "Send command to Controller.
             GoTo[RdEndSectorWakeup]:
                                                                 *Go back to sleep until the next sector wakeup.
RdSeekWait:
**Now we must wait for the seek to complete. Go to sleep and continue here at each sector wakeup. Check the Status word at each wakeup un **til SeekComplete appears.

RdcSectorTimeOutCount + (RdcSectorTimeOutCount)-1,

GoTo[RdSeekWait2,ALU#0];
*Continue if seek has not yet completed. See if seek has timed out. GoTo[RdSeekTimeOut,ALU=0]; *If seek timed out.
*Continue if seek did not time out and seek is not complete. GoTo[RdEndSectorWakeup];
RdSeekWait2:
  Seek has completed. See if this was a one step seek for recalibrating.
LU-RdcCurrentCylinder
             GoTo[RdHeadSettle,R>=0];
```

*If not recalibrating

```
*The seek has completed, and we are recalibrating. Go see if we are at track 0 yet. LU+(RdcDiskStatus) AND (RdcTrackO), GoTo[RdRecal];
```

*The seek has completed, and the heads have settled. $\mbox{GoFo[RdSeek2]};$

```
RISETODO:

**RISETODO:

**This subroutine terminates the wakeup and goes to sleep until the next sector wakeup. Note: This does not work if IOStrobe and RETURN aribis to the same statement. We must delay before the RETURN.

GOTO[RUTask]:

**ROTO[RUTask]:

**ROT
```

```
*ERRORS COME THROUGH HERE.
 RdHeaderIOAtten:
 *Come here if we got IOAtten in state DataTransfer just after reading the Header. If the error was due to ServiceLate, we will retry if t
**he retry error counter has not yet gone negative; otherwise we report the error.
RdcState+RdcHeaderError; *Set error code
 RdTestError:
"State is HeaderError, DataError, or LabelError.
Input[RdcDiskStatus,RdcStatus], "Got Status from Controller.
Call[RdTask];
Output[RdcTemp,RdcErrorReset];
 LU+(RdcDiskStatus) AND (RdcErrorBitsLow);
LU+(RdcDiskStatus) AND (RdcServiceLate),
GoTo[RdReportError,ALU#0]; *If BufErr, RdErr, WriteFault, or Ofault
 *Continue if not BufErr, RdErr, WriteFault, or Ofault. Test for ServiceLate.
LU+(RdcDiskStatus) AND (RdcRateError),
GoTo[RdServiceLate,ALU#0]; *If ServiceLate
 RdForceRecal:
 *Continue here if no error bits are set in the Status word and we got IOAtten in the header field. We should not ever get header errors.

**Either we lost our place on the disk or there is garbage in the header. Force a recal the next time we try a command.

*Come here from SeekTimeOut or SectorTimeOut.
 TeRdcDiskAddressPtr;
 RdcTemps(zero)-1; *Store
Pstore1[RdcZeroBase,RdcTemp],
GoTo[RdEndCommand];
                                          *Store zero in disk address
 *Set up to fetch ServiceLate retry count.
*Retry the command the next time the sector comes around.
Pstorel[RdcZeroBase, RdcTemp]; *Update retry count.
RdcState<RdcSectorWait,
Gofo[RdEndSectorWakeup]; *Retry
RdDataIOAtten:
*IOAtten in state RdcData, after the data transfer. If the error is due to a RateError, we will retry if the error count in the IOCB is n
**Tot yet negative; otherwise we will report the error. If the State is negative, the error occurred in the label field; otherwise the err
**or occurred in the data field.

LU+RdcState, *Test for label error.

Skip[R>=0]; *If not label error.

RdcState+RdcLabelError, *Error occurred in the label field.

GoTo[RdTestError];

RdcState+RdcDataError, *Error occurred in the data field.

GoTo[RdTestError];
 RdReportError:
IC23C, *The Controller places the syndrome in words 23b and 24b.
Call[RdPrimeIdata]; *Start the Controller.
RdcTempeRdcTemp; *Interlock for PrimeIdata
Input[RdcSyndrome,RdcInputBuffer]; *Get syndrome from Controller.
**Get syndrome from Controller.
Call Reprint Lucia;
RdCTempeRdCTemp; *Interlock f
Input[RdcSyndrome, RdcInputBuffer];
Input[RdcSyndrome1, RdcInputBuffer];
f+(RdcIOCBptr) + (RdcIOCBsyndrome);
Pstore2[RdcZeroBase, RdcSyndrome],
GoTo[RdEndCommand];
                                                                       *Get next word of syndrome.
*Set displacement to store syndrome.
                                                                        *Store syndrome in IOCB
 *From state Seek. A seek time out error has occurred.
RdcState RdcSeekTimeOut,GoTo[RdForceRecal];
  *From state SectorWait. The sector has timed out.
 RdcState RdcSectorTimeOut,GoTo[RdForceRecal];
```

```
ON PAGE[RdcInitPage]; *This is the RDC initialization code. This is throw-away code that lives in a separate page from the RDC microcode.
*Redefine temporary registers for initialization.
RV[RdcReg0, ADD[RdcRegBase,0]];
RV[RdcReg1, ADD[RdcRegBase,1]];
RV[RdcReg2, ADD[RdcRegBase,2]];
RV[RdcReg3, ADD[RdcRegBase,3]];
RdcInit:
RdcReg0←0C, AT[RdcInitLoc];
RdcReg1←0C;
LoadPage[RdcPage];
RdcState∈RdcIdle,
Gofo[RdClearWakeup];
*!*******Start of MicrocodeDriver Code****************
RdcReturn:
RdcTomp (RdcDiagTask.1;
RdcTomp (RdcTemp) OR (RdcDisk.2);
APCTask&APC (RdcTemp;
```

% 1.0G

The first major revision to this code was to change all IOFetch16s to IOFetch4s. The IOFetch16 was causing a word to be duplicated on the ** disk and pushing every other word in the page down one word, pushing the last word on the page off the end. (This is the famous Redell' ** Syndrome). The Controller must have a new word ready for the disk every 2.2 microseconds. During the IOFetch, the Controller's buffer **is locked out, and a new word cannot be transferred to the holding register. If enough branch burps cause the IOFetch16 to exceed the 2 **.2 microsecond time limit, a new word cannot be loaded into the holding register, and the previous word is duplicated.

October 14, 1979 4:34 PM: The new RDC bug has the following symptoms: Four word blocks of data were not getting preloaded into the Contr**oller's buffer. On all write operations, 32 words of data were being leaded into the Controller's buffer after the Command had been sen **t to the Controller. Sometimes 8, 12, or 20 words of this preload data would not get loaded into the buffer, and the data from the prev **ious write operation would get written to the disk page. The Controller did not report any error.

Chuck Thacker suggested the following solution to the problem: Preload the buffer before sending the command to the Controller. I observe **d some interesting "features" about the Controller when I tried this:

- 1. It is not a good idea to preload the buffer with header and label data if the command is not write or verify. If the command is a read ** operation, this causes ServiceLate to occur about 20 percent of the time. Because of this, we only preload the buffer for write or ver **ify operations.
- 2. If we preload the buffer with 32 words of data, we get spurious IOAtten from the Controller in the header field. No error bits are set

 ** in the Status word, and the header data is correct (i.e., it is not a verification error). If we only preload 16 words, we do not get

 **this spurious IOAtten.
- 3. If the command is verify label, read data, we must set McmBuffAdr to zero right after sending the command to the Controller: Otherwise ** we get spurious IOAtten in the label field, i.e., no error bits are set and there is no verify error.
- 4. If we preload the buffer for a write operation, we must not set MemBuffAdr to zero after we execute the command. This causes IOAtten i **n the header field. In fact, this may be the cause for the whole problem we were having. Once in a while, maybe MemBuffAdr was gettin **g set to zero before all of the data had been sent to the Controller.

```
File RDCDefs.mc
     Last edit by Jim Frandeen September 19, 1979 2:19 PM
..
This microcode is written to run under Pilot or under Super, the microcode driver written by Jim Katsiroumbas. The mode depends on two se
**ts of statements as follows:
 To run under Pilot:
Insert[DOLang];
NoMidasInit; LangVersion; MultDib;
Insert[GlobalDefs];
Set[PilotMode,1];
To run under Super:
Insert[SUPERDEFS];
NoMidasInit; LangVersion;
Set[PilotMode,0];
Insert[D0Lang];
NoMidasInit; LangVersion; MultDib;
Insert[GlobalDefs];
Set[PilotMode,1];
IFE@[PilotMode, 1, ComChar@[!], ComChar@[~]];
*currently 11b = 9d
SET TASK[RdcTask];
SET[RdcBase, LSHIFT[RdcPage, 10]];
SET[RdcFirstRegister, LSHIFT[RdcTask,4]]; *The first register in the block assigned to the RDC task (currently 220B).
SET[RdcRegBase,AND0[60,RdcFirstRegister]]; *This makes all of the register addresses 6 bits long.
*Register 0 is destroyed across sector wakeups. In the DataError routine, it is used to fetch the syndrome from the Controller. SectorSynteric ADD[RdcRegBase,0]];
RV[RdsSectorSynch, ADD[RdcRegBase,0]];
RV[RdcSectorSynch, ADD[RdcRegBase,0]];
RV[RdcSectorSynch, ADD[RdcRegBase, 0]];
*Register 1 is destroyed across sector wakeups. Temp is used for a temporary register. In the DataError routine, it is used to fetch the "*syndrome from the Controller. RV[RdcTemp, ADD[RdcRegBase, 1]]; RV[RdcSyndrome1, ADD[RdcRegBase, 1]];
 *DiskAddressPtr points to CSB.diskAddress[current drive]. It is used to update CSB.diskAddress when the drive changes and also to see if
**the drive has changed since the last command.
RV[RdcDiskAddressPtr, ADD[RdcRegBase,2]];
*CurrentSector contains the current sector number of the current drive selected. It is updated at each sector wakeup. RV[RdcCurrentSector, ADD[RdcRegBase, 3]];
*The next four registers must be consecutive and quad word aligned: NextIOCB, Command, LongPointer, and LongPointer1. They are loaded tog **ether from the IOCB when the state changes to DataTransfer.
*NextIOCB points to the next IOCB in the chain. It is not loaded from the IOCB until the DataTransfer state. RV[RdcNextIOCB, ADD[RdcRegBase, 4]];
*Command is the command loaded from the IOCB. It is not loaded until state DataTransfer. Until then, it is used to send seek commands.
RV[RdcCommand, ADD[RdcRegBase, 5]];
*CurrentCylinder contains the current cylinder number of the current drive selected. It is used to determine whether we need to seek, an 
**d if so in what direction. It is loaded from the CSB for each command, and it is stored in the CSB after each seek. CSB.diskAddress[dis
**k index 0.3] contains the arm position of each drive. If -1, it means we must recallbrate. It is not used after the seek. LongPointer
**points to the data specified in the IOCB. It is not loaded from the IOCB until state DataTransfer.

RV[RdcLongPointer, ADD[RdcRegBase, 6]];

RV[RdcCurrentCylinder, ADD[RdcRegBase, 6]];
*HeadSettleCount is used to count sectors until the heads settle after a seek. LongPointer1 is the second word of LongPointer. It is not **loaded from the IOCB until state DataTransfer.

RV[RdcleadSettleCount, ADD[RdcRegBase, 7]];

RV[RdcleadPointer1, ADD[RdcRegBase, 7]];
RV[RdcLongPointer1, ADD[RdcRegBase, 7]];
 *The next two registers must be consecutive and doubleword aligned: IOCBptr and Synch. They are loaded together from the IOCB.
*IOCBptr points to the IOCB of the current command.. 
 RV[RdcIOCBptr, ADD[RdcRegBase, 10]];
*Synch is an interrupt mask loaded from the CSB. -1 means stop the Controller; otherwise it contains an interrupt mask used to schedule M **esa processes after each sector wakeup. It is loaded at the beginning of the Idle State in order to see if it is necessary to stop proc **essing IOCBs. SectorTimeOutCount is used to count sectors until timeout for states DrivoChange, SeekWait, and SectorWait. CommandSynch **is used to load the Synch word from the IOCB to schedule Mesa processes at the end of the command. (Note: this is not the same as CSB.s *ynch). LoopTest is used in the DataTransfer State as a temporary loop control.

RV[RdcSynch, ADD[RdcRegBase, 11]];

RV[RdcSectorTimeOutCount, ADD[RdcRegBase, 11]];

RV[RdcCommandSynch, ADD[RdcRegBase, 11]];

RV[RdcLoopTest, ADD[RdcRegBase, 11]];
*CSBptr points to the Controller Status Block. RV[RdcCSBptr, ADD[RdcRegBase, 12]];
```

```
*State tells what state we are in when we get a sector wakeup: Idle, SeckWait, ScotorWait, DataTransfer. State is defined in more detail **below. Bit 0 will be set after a data transfer if we get IOAtten in the label field.
RV[RdcState, ADD[RdcRegBase, 13]];
  *The following two registers must be together and doubleword aligned; NewDriveCylinder and NewHeadSector. They are loaded together from t
  **he IOCB.
 *NewDriveCylinder contains the drive and cylinder address for the current command, loaded from the IOCB. The Drive bits are stripped off
**during the test for seek, and it becomes NewCylinder. It is only used to determine whether a seek is required. RegT is used to save the
** value of T for IOFetch4 and IOStore4 during data transfer operations. It is only used during the DataTransfer State.
RV[RdcNewDriveCylinder, ADD[RdcRegBase, 14]];
RV[RdcRewCylinder, ADD[RdcRegBase, 14]];
RV[RdcRegT, ADD[RdcRegBase, 14]];
  *NewHeadSector contains the head and sector address of the current command, loaded from the IOCB. It is used to check and see if we are a **t the right sector on the disk (if the Sector bits match CurrentSector) before starting a command. It is not used after we start the da **ta transfer operation.
 RV[RdcNewHeadSector, ADD[RdcRegBase, 15]];
 *DiskStatus contains the state of the Controller. It is loaded at each sector wakeup and when an error is detected. RV[RdcDiskStatus, ADD[RdcRegBase, 16]];
 *ZeroBase is used for memory commands to fetch and store data in the CSB and the 10CB. Since these control blocks are always in low memor **y, \( \Gamma\) is used as the address. Since this is an odd base register, ZeroBase OR 1 is the same register. Rv[RdcZeroBase,0R0[RdcRegBase,17]];
  *Constants
 MC[RdcAllowTask,100000];
                                                                                 *To allow task when returning from DoInt.
 MC[RdcBit0, 100000];
* The following definitions are for the Controller registers:

SET[RdcAddr, LSHIFT[RdcTask,4]]; *The device address of the RDC (currently 220B).

SET[RdcGeneralReset, 0]; *General Reset

STT[RdcStatus, 1]; *Controller and drive status

SET[RdcInputBuffer, 17]; *This register presents Buffer[RdcMemBuffAdr].

SET[RdcInput, ADD[RdcAddr,17]]; *Complete device address for above.

SET[RdcDrive/Head, 1]; *Drive is in bits 12-13 (10-11D), Head is in bits 14-17 (12-15D)

SET[RdcDevOp, 3]; *Drisk commands and allow wake bit

SET[RdcDevOp, 3]; *Disk commands and allow wake bit

SET[RdcOutput, ADD[RdcAddr,4]]; *Data loaded into this register is written into Buffer[RdcMemBufAddr].

SET[RdcMemBufFAdr, 6]; *This register holds the current pointer into the RDC's data buffer.

SET[RdcPrimeIData, 7]; *This register must be accessed by OUTPUT before reading the first word of each sector from the RdcBuffer.
 *The following definitions are for the DevOpReg: MC[RdcAllowWake, 4000]; *Allow wake bit must be set at each Output if wakeups are to be enabled. MC[RdcAllowWakeAndSeekDirection, 5000]; MC[RdcSeekBits, 3000]; *Seek command bits 5-6
MC[RdcAllowWakeAndSeekDirection, 5000];
MC[RdcSeekBits, 3000]; *Seek command bits 5-6
MC[RdcReadWriteBits, 377]; *Read-write bits 10-17
MC[RdcSeek-D, 6000]; *Seek command in negative direction (outward toward lower track numbers) plus allow wake.
MC[RdcSeek-D, 7000]; *Seek command in positive direction (inward toward higher track numbers) plus allow wake.
MC[RdcWriteHeader, 200]; *Write header
MC[RdcDataWriteOrVerify, 5];
MC[RdcDataWriteOrVerify, 5];
MC[RdcDataWriteOrVerify, 30];
 MC[RdcLabelReadOrVerify, 30];
MC[RdcReadOata, 2];
*The following definitions are for the RdcStatus word:
MC[RdcDevSc10K, 20]; *Device is selected and ready.
MC[RdcSeekComplete, 40];
MC[RdcTrack0, 100];
MC[RdcScrviceLate, 2000];
MC[RdcRateError, 400];
MC[RdcScctor0, 2001]; *Physical sector 0
MC[RdcScrviceLite], *Physical sector 0
MC[RdcFrorBitsHigh, 400]; *RateError
MC[RdcErrorBitsLow, 17]; *BufErr, RdErr, WriteFault, Ofault
*The following definitions are for offsets in the CSB (Controller Status Block):

MC[RdcCSBsynch, 1]; *synch gets loaded into RdcState. If bit 0 = 1, Quiet procedure says turn off Controller.

MC[RdcCSBdrivo, 2]; *drive: Status.

MC[RdcCSBcontroller, 3]; *controller state.

MC[RdcCSBdiskAddress, 4]; *diskAddress: ARRAY[0..3] contains cylinder address only. -1 is for recalibrate.

MC[RdcCSBoldIOCB, 17]; *oldIOCB: IOCBLink.
 MC[RdcRateErrorCount, 75];
MC[RdcServiceLateCount, 76];
MC[RdcHeaderErrorCount, 77];
 *The following are timing definitions that are loaded into SectorTimeOutCount:

MC[RdcHeadSettlingTimeWakeUps, 37];
**olution).

MC[RdcSeekTimeOutWakeUps, 1000];

*Number of sector wakeups for head to settle after seek complete (20 miliseconds, or one disk rev
*Number of sector wakeups to wait until seek time out.
                                                                                                        *Number of sector wakeups to wait until seek time out.
*Number of sector wakeups to wait after drive change.
*Number of sector wakeups to wait until sector time out when in state SectorWait.
 MC[RdcDriveChangeTimeWakeUps, 2];
MC[RdcSectorTimeOutWakeUps, 100];
```

```
*The following definitions are for the controller State:
MC[RdcSoctorWait, 2];
*Waiting for the sector on the disk (CurrentSector) to match the sector specified by the current command.
MC[RdcSockWait, 3];
*The Controller is seeking the cylinder specified by the current command, and we are waiting for SeekComplete to appear in the Status were **d.

MC[RdcIdle, 4];
*This is the initial State. The Controller is not executing a command. We are waiting for a new IOCB to be chained onto the CSB. (Note: **we count on this state being even).
MC[RdcDriveChange, 5]:
*The Controller enters this state to wait for a drive to come ready when the drive changes between commands. (Note: we count on this state **e being odd).
MC[RdcDataTransfer, 6];
*Data transfer is in progress. At the next sector wakeup, we will check IOAtten.

*The rest of the states are error states.
MC[RdcDataTror, 12]:
*Enter this state from state DataTransfer if any error is detected. Bits in the Status word indicate the problem.
MC[RdcBoctorTimeOut, 13];
*Enter this state if the timeout occurs before the sector is found.
MC[RdcBockTimeOut, 15];
*Enter this state if IOAtten occurs in the Header field.
MC[RdcBockTimeOut, 16];
*Enter this state from state Seek if a time out occurs while doing a seek.
MC[RdcDiskTimeOut, 16];
*Enter this state from state Seek if a time out occurs before the drive becomes ready.
MC[RdcLabelError, 17];
*Enter this state from State DataTransfer if IOAtten occurred while reading the label field.
```

```
insert[d0lang]:
 NOMIDASINIT; LANGVERSION;
                      title[RS232Async]; Last modified by BRD on August 28, 1979 \, 12:48 PM fixed GlobalDefs conflicts modified by BRD on June 25, 1979 \, 11:44 AM Version 3.0
  insert[GlobalDefs];
insert[RS232Defs];
 * This microcode uses a timer to simulate a hardware wakeup for the frame task. It uses * Task 4 for the frame task, and task 5 for the bit task.
                       SET TASK [RBTask];
                       ONPAGE [RBPage];
 * Wakeup occurred on input timer. Get input bit value and dispatch on input state,
 RIWake: $RIBitDisp[RState], AT [RIWakeLoc];
DISP[RICheckStart], T \( (RS232) \) AND (RI232Data);
  * Start bit detected, check bit to be sure its a start bit and not noise.
 RICheckStart: GOTO [RIGood, ALU=0], T ( (RDataMask) AND (RDataSizeMask), AT [RIBitLoc,0];
RISetStart: LOADITMER[RIHalfBitLo];
LU ( (RDataMask) AND (RDataSlow);
SKIPON [ALU#0];
RETURN;
                      NOP;
NOP;
                       GOTO [RTimerReturn], LOADTIMER[RIHalfBitHi];
  * Good start bit, increment to next state and set whole bit timer
 RIGood: RIData ← T;

RINextState: RState ← (RState) + (RIBStateIncr);

RISctTimer: ADDIOTIMER[RIFullBitLo];

LU ← (ROataMask) AND (RDataSlow);

SKIPON [ALU#0];

RFTURN;
                      NOP;
NOP;
GOTO [RTimerReturn], LOADTIMER[RIFullBitHi];
    Data bit in. Shift into partially assembled character. If end of character, increment
 * state to check stop bit.
 RIShiftBit: RState ← (RState) XOR (T), AT [RIBitLoc,1];
DBLGOTO [RINextState, RISelTimer, R ODD], RIData ← (RSH[RIData,1]) OR (T);
  * Justify character and check parity bit.
$RTJustDisp[RDataMask],
                                                                                                                                                                                            AT [RIBitLoc, 2];
                                                                                                                                                                                            AT [RIJustLoc,0];
AT [RIJustLoc,1];
AT [RIJustLoc,2];
AT [RIJustLoc,3];
                                                                                                                                                                                                                  AT [RIParLoc,0];
AT [RIParLoc,1];
AT [RIParLoc,2];
AT [RIParLoc,3];
 * Stop bit in. Check to verify that this is a stop bit (Data=1). If not it's * either framing error or a break. Set break/framing error counter.
  RICheckStop:GOTO[RITurnon,ALU#0],
GOTO [RINextState], RIData ← (RIData) OR (3000C);
                                                                                                                                                                                                  AT [RIBitLoc,3];
  * Checking for either framing error or break character. We do that by decrementing the * break/framing error counter each bit time until the line returns to the idle state. * If the counter goes negative, we call it a break. If not, it is just a framing error.
                      SKIPON [ALU=0], RIData ← (RIData) - (400C), AT [RIBitLoc,4];
DBLGOTO [RINotifyBreak, RINotifyFrame, R<0], RIData ← RHMASK[RIData];
SKIPON [R>=0], LU ← RIData;
RIData ← (RIData) + (400C);
GOTO [RISetTimer];
WE same (RID | Full record) | Director | (Alcohology | Colon | C
  RINotifyFrame: GOTO [RITurnOn], RIData ← (RIData) OR (RIDataFrameErr); RINotifyBreak: GOTO [RITurnOn], RIData ← (RIData) OR (RIDataBreak);
  * Notify frame task that input has work
                                             SKIPON [R<0], RState + (RState) OR (OR@[RIActive!, RXActive!]C);
                       | CADATIMER RFramerimer1;
| RState + (RState) AND NOT
| T + (RPtrCSB) + (RIndexCharIn);
| PStore[[RBasePage0, RIData];
```

GOTO [RISotStart];

```
SET TASK[RBTask];
ONPAGE [RBPage];
 * Timer wakeup occurred on output.
* Idle output state. Used for idling line and sending stop bits.
 ROIdle: GOTO [ROSendBit], T ← Stack ← (Stack) OR (1C),
                                                                                                              AT [ROBitLoc,0];
 * Get next input character. Notify frame code.
* If we have a character, send start bit. If no character to be sent, idle line.
                            SKIPON [R<0], RState + (RState) OR (OR@[ROActive!,RXActive!]C),AT [ROBitLoc,1];
             : SKIPON [R<O], RState ← (RState) OR (OR@[RO, LOADTIMER[RFrameTimer1];
T ← (RPtrCSB) + (RIndexCharOut);
Pfetch1[RBasePage0, ROData];
T ← (RDataMask), AND (RDataSizeMask);
SKIPON [RD=0], ROData ← (LSH[ROData, 10]) OR (T);
GOTO [ROIdle], RState ← (RState) ← (ROBStateIncr);
T ← Stack;
GOTO [RONextState], RS232 ← T;
 * Send data bit
ROSendChar: T ← LDF[ROData,7,1],

RState ← (RState) XOR (T);

T ← Stack ← (Stack) OR (T);

ROSendBit: RS22 ← T;

DBLGOTO [RONextState, ROSetTimer, R ODD], ROData ← RSH[ROData,t];

RONextState: RState ← (RState) ← (ROBStateIncr);

ROSetTimer: STRP ← RStackSave;

ADDTOTIMER[ROFullBitLo];

ROLoadTimer: LU ← (RDataMask) AND (RDataSlow);
                                                                                                                            AT [ROBitLoc,2];
 ROLoadTimer: LU + (RDataMask) AND (RDataSlow);
SKIPON [ALUWO];
RETURN;
              NOP:
 ROSetTimer1: GOTO [ROLoadfimer], LOADFIMER[ROFullBitHi];
ROSetTimer1: GOTO [ROLoadfimer], LOADFIMER[ROFullBitLo];
 * Send parity bit if parity set
AT [ROBitLoc, 3];
                                                                                                                                      AT [ROPartoc,0];
AT [ROPartoc,1];
AT [ROPartoc,2];
AT [ROPartoc,3];
AT [ROPartoc,4];
 * Idle states, used for idling line and sending break
              Stack ← (Stack) OR (1C),
RETURN, STKP ← RStackSave;
GOTO [ROSetTimer],
                                                                                                                         AT [ROBitLoc,4];
                                                                                                                         AT [ROBitLoc, 5];
```

SET TASK[RBTask]; ONPAGE [RBPage];

* Notify frame task that poller has work

RPTurnon: SKIPON [R<0], RState ← (RState) OR (OR@[@PActive!, RXActive!]C), AT [RFWakeLoc];
LOADTIMER[RFrameTimer1];
RTimerReturn: NOP;
RETURN;

```
SET TASK[RFTask];
ONPAGE [RFPage];

* Frame dispatch code

* The frame code works in the following way:

* Whenever the input bit code, output bit code, or poller code has some work for the

* frame task to porform, it sot the appropriate bit in RState indicating work has to

* be done (Infactive, ROActive, or PRActive) and then if the frame code is not currontly

* running (RXActive indicates frame code running), it sots RXActive and loads RFramaTimer1

* with a short timer. When this timer oxpires, control is passed to the following

* instructions. They simply do a RETURN with UseCTask set to return to the last place

* the frame code did a TASK. In addition, they reload the timer, so that after the next

* TASK, the frame code will again get control. The frame code can then run as though it

* were a normal task doing METURNS to give control to others. When it has finished

* processing, it check the RIActive, ROActive, and RPActive bits in RState to see if

* more work needs to be done. If not, it clears RXActive and idles the frame timer.

* UseCTask, AT [RFWakeLoc];

* RETURN, LOADTIMER[RFrameTimer1];

* The following code is used to initially set registers and the TPC for the frame task.

* SET TASK[0];

* T * RO, AT[RS232StartLoc];

* No * (RO) OR ($RSctDispHi[RFTask, RS232StartLoc1];

* RO * (RO) OR ($RSctDispHi[RFTask, RS232StartLoc1];

* RO * (RO) OR ($RSctDispHi[RFTask, RS232StartLoc1];

* RFrameTimer1 * AND@[RFShortTimerLo, 377]C, AT [RS232StartLoc1];

* RFrameTimerl * (RFrameTimerl) OR (AND@[RFShortTimerLo, 177400]C);

* Check to see if any part of RS232 code desires service. If so, the appropriate code is branched to. If not, the frame timer is turned off to kill the frame wakeups.

* RNONDACTIVE, RIEmp2 * (RIEmp2) OR (AND@[RFIdleTimerLo, 177400]C);

* Check to see if any part of RS232 code desires service. If so, the appropriate code is branched to. If not, the frame timer is turned off to kill the frame wakeups.

* RNONDACTIVE, RIEmp2 * (RIEmp2) OR (AND@[RFIdleTimerLo, 177400]C);

* Check inpu
```

```
SET TASK[RFTask];
ON PAGE[RFPage];
 * Poller. Updates ToDCE bits and checks FromDCE bits notifying the user when the bits ^{\ast} change. Also, handles commands
* Process commands. If break in progress, shift bit in ROData to the * right. When it makes ROData ODD, break if finished. Clear break
 * in progress and restart transmitter.
             LU + (RState) AND (RBreakInProgress);
GOTO [RPDoCmd, ALU=0], %RPCmdDisp[RPToDCE];
GOTO [RPCmdE, R)=0], ROData + (ROData) - 1;
GOTO [RPStartXmtr], RState + (RState) AND NOT (RBreakInProgress);
R2DoCmd ·
* Commands

* 0 = Command processed

* 1 = Nop

* 2 = Reset

* 3 = startReceiver

* 4 = startTransmitter

* 5 = Stop Receiver

* 6 = Stop Transmitter

* 7 = Send Break

* 10 = Set Parameter
* 10 = Set Parameter
* 11 = Clear Ring Indicator
* 12 = Clear break detected
* 13 = Clear Data Lost
* Command = 0 => Command processed * Don't touch command field in case Mesa is in middle of storing a command.
                         GOTO [RPCmdE1],
RPNoCmd:
                                                                                                                                 AT [RPCmdLoc, 0];
 * Command = 1 => NOP
 * Set command field to zero. Used to make sure poller is alive.
 RPNop: GOTO [RPCmdE],
                                                                                                                    AT [RPCmdLoc, 1];
 * Command = 2 => Reset
* NOP for now. ** DO WE NEED THIS COMMAND? **
                         GOTO [RPCmdE],
 RPReset:
                                                                                                                                 AT [RPCmdLoc, 2];
 * Command = 3 => Start Receiver
 * Start receiver timers and set input state to waiting for start bit
AT [RPCmdLoc,3];
* Command = 4 => Start transmitter.
* Set transmitter timers and set output state to sending idle.
RPStartXmtr: T ← (RPtrCSB) + (RIndexCharOut),
    RTemp2 ← 100000C;
    PStore1[RBasePage0, RTemp2];
    LOADPAGE[RBPage];
    CALLP[ROSetTimert];
    RState ← (RState) AND NOT (ROBStateMask);
    GOTO [RPCmdE], ROData ← 200C;
                                                                                                                        AT [RPCmdLoc, 4];
* Command = 5 => Stop receiver.
* Set idle timer for receiver bit code.
RPStopRcvr: RTemp2 ← AND@[RfIdleTimerLo,177400]C,
RTemp2 ← (RTemp2) OR (AND@[RIIdleTimerLo,377]C);
GOTO [RPCmdE], LOADFIMER[RTemp2];
                                                                                                                         AT [RPCmdLoc,5];
* Command = 6 => Stop transmitter and idle line. 
 * Set short timer and set line to 1.
AT [RPCmdLoc.6]:
* Command = 7 => Send Break
* Set output state to sendbreak, enable break timer, and set short timer
             : RState ← (RState) AND NOT (ROBStateMask),
RState ← (RState) + (ROBStateIncr5);
ROData ← 62C;
GOTO [ROShortSet], RState ← (RState) OR (RBreakInProgress);
                                                                                                                                AT [RPCmdLoc,7];
* Command = 10 => Set Parameters
* Load registers from DO memory
```

```
SET TASK[RFTask];
ON PAGE[RFPage];
 * Input event, have received a character. Dispatch on input event.
 * 0 => Received a good character. Store it in IGCB buffer.

* 1 => Received break. Signal Break detected.

* 2 => Received character with parity error. Set error and store character in IGCB.

* 3 => Received character with frameing error. Set error and store character in IGCB.
RIFrameStart: CALL [RGotPtrIOCB], T ← (RPtrCSB) + (RIndexIOCBIn);
RFState ← (RFState) OR (RFStateInput);
CALL [RGotPtrs], UseCTask;
GOITO [RIDataLost, ALD+0], T ← $RIEventDisp[RData];
DISP[.+1], RTemp2 ← RStatFrameErr;
  * Events are:
* 0 => Character received OK
* 1 => Break received
* 2 => Parity error
 * 3 => Framing error
                   GOTO [RIStoreChar],
GOTO [RIFinish], RPNew ← (RPNew) OR (RFromDCEBreak),
                                                                                                                                                                 AT [RIEventLoc, 0];
                                                                                                                                                                 AT [RIEventLoc,1];
AT [RIEventLoc,2];
AT [RIEventLoc,3];
                   RTemp2 ← RStatParityErr,
                   CALL [RSetStatus];
* Character received, store it in buffer. If not enough room in buffer, advance to next * IOCB unless RCmdFnd set in which case set DATALOST and wait for frame to end.
RIStoreChar: CALL [RRTask], T ← (RRCount) ← (RRCount) + 1;

LU ← (RMaxCount) - T;

GOTO [RIBurSpace, ALU>=0], LU ← (RCommand) AND (RCmdEnd);

RIBurFull: GOTO [RIMustEnd, ALU/0], RRCount ← (RRCount) - 1;
                                                                                                                                                   * Verify room in buffer
                  11: GUIO [RINUSTEIN, ALGUE],
NOP;
CALL [RDoneIOCB];
COTO [RIStoreChar];
nd: CALL [RSetStatus], RTemp2 + RStatLost;
GOTO [RIDoBCC];
 RIMustEnd;
 * Room in buffer. Store character in buffer. This is slightly complicated due to the * fact that we are storing a byte rather than a word. ROffset+RRCount gives the byte * offset into the buffer.
RIBufSpace: ROffSet ← (ROffSet) + T;
ROffSet ← (ROffSet) - 1;
GOTO [RIStoreEven, R EVEN], T ← RSH[ROffSet,1];
PFetch1[RBufBase, RTemp2];
T ← RIHMASK[RData], CALL[RRTask];
RTemp2 ← (IHMASK[RTemp2]) OR T;
GOTO [RIDOStore];
RIStoreEven: T ← LSH[RData,10];
RTemp2 ← T;
RIDOStore: T ← RSH[ROffSet,1], TASK;
PStore1[RBufBase, RTemp2];
RIDOSC: CALL [RDoBCC];
 * Now dispatch on frame state
States are:

O => just inputted a character, check if special case

1 => just inputting first part of BCC, increment state

2 => just inputted second half of BCC, check it and end frame

3 => counting down to end of frame, if RFState<0 end the frame
                   $RFStateDisp[RFState];
DISP[.+1];
     State = 0. Normal state, check if special type of character.
* State = 0. Normal state, check ... Sprand ...
* Special types are:
* 0 => not special type. Do nothing.
* 1 => BCC starts accumulating AFTER this character. Set RBCC + 0
* 2 => BCC received AFTER this character. Increment FState to receiving BCC state.
* 3 => Frame ends in a characters. Set FState to countdown to end of frame.
                  $RICharDisp[RTemp2],
DISP [.+1], RTemp2 + (LDF[RTemp2,16,2])-1;
GOTO [RIFinish],
GOTO [RIFinish], RBCC + OC,
GOTO [RIFinish], RFState + (RFState) + (RFStateIncr),
T + LSH[RTemp2,14],
RFState + (RFState) + (RFStateIncr3);
GOTO [RICheckEOF], RFState + (RFState) OR (T);
                                                                                                                                                           AT [RIFrameLoc, 0];
                                                                                                                                                        AT [RISpectoc.0];
AT [RISpectoc.1];
AT [RISpectoc.2];
                                                                                                                                                           AT [RISpecLoc,3];
 * State = 1. Inputting first half of BCC. Increment FState
                   GOTO [RIFinish], RFState ← (RFState) + (RFStateIncr),
                                                                                                                                                        AT [RIFrameLoc, 1];
 * State = 2. Got second half of BCC. Check that accumulated BCC is equal to zero * and set BCC error if not. Then end the frame.
                                                                                                                                                        AT [RIFrameLoc, 2];
                   GOTO [RIBCCOk, ALU=0];
                   NOP;
CALL [RSetStatus], RTomp2 ← RStatBCCErr;
GOTO [RIEndFrame], RFState ← (RFState) - (RFStateIncr2);
 * State=3. Ending frame after n characters. Decrement top part of RFState checking it * first to see if has gone negative. If it has, end of frame has occurred, so reset * FState and end the frame.
```

```
RICheckEOF: SKIPON [R<0], RFState + (RFState) - (RFCountIncr), AT [RIFrameLoc,3];

GOTO [RIFinish];

RFState \( (RFState) - (RFStateIncr3);

RIEndFrame: RFState \( (RFState) - (ND NOT (RFStateCountBits);

CALL [RDoneIoCB];

SKIPON [ALU=0], LU \( (RCommand) - (RCmdStart);

DBLGOTO [RIEndFrame, RIFinish, ALU=0];

GOTO [RINoSave];

* Save registers in IOCB

* Save registers in IOCB

* Save rogisters in CSB

* Check for more work

RIFinish: CALL [RSaveIOCB];

RINoSave: CALL [RSaveIOCB], T \( (RPtrCSB) + (RIedexIOCBIn);

GOTO [RChkActive], RState \( (RState) - (RState) - (RIEdexIOCBIn);

* No input IOCB, mark Data Lost

* Currently Datalost is set when a break comes in without any IOCBS.

* (This is NOT CORRECT!!!!)

RIDataLost: GOTO [RINoSave], RPNew \( (RPNew) - (RFFOMDCELost);
```

```
SET TASK[RFTask];
ONPAGE [RFPage];
* Output character has been sent. Load up registers.
ROFrameStart: CALL [RGetPtrIOCB], T ← (RPtrCSB) + (RIndexIOCBOut); CALL [RGetPtrs], UseCTask;
* Need a character. Dispatch on state
  States are:
* States are:

0 => Just sent a character. Get next character from IOCB.

1 => Just sent character before BCC. Send first half of BCC.

2 => Just sent first half of BCC. Send second half of BCC.

3 => Just sent last half of BCC. Idle transmitter.

4 => Just idled transmitter. Signal IOCB complete.
RODispatch: $RFStateDisp[RFState];
DISP[.+1], T + RRCount + (RRCount) - 1;
* A character has been sent, see if any more characters in buffer.
* If nothing in buffer, check EndFrame bit and if set, end the frame.
RONextIOCB: NOP;
CALL [RDoneIOCB];
GOTO [RODispatch];
^{*} Got character, send it. Again, things are slightly complicated by the fact that we ^{*} are sending a byte rather than a word.
* End of frame, since we got here, we must want to end frame, so set state to idling
ROEndFrame: RFState ← (RFState) + (RFStateIncr4), CALL[RRTask];
GOTO [RONoSave], RData ← 100000C;
* Just sent character before BCC, send first BCC character and increment state
AT [ROFrameLoc,1];
* Just sent first half of BCC, send the second half.
          GOTO [ROSendBCC], RBCC ← RSH[RBCC, 10],
                                                                                              AT [ROFrameLoc, 2];
st Just sent second half of BCC, look for more characters
ROIdleXmtr: RFState ← (RFState) - (RFStateIncr3),
GOTO [ROCheckCount], LU ← RRCount;
                                                                                                AT [ROFrameLoc, 3];
* Just idled transmitter, mark IOCB complete and advance to next IOCB
           GOTO [RONextIOCB], RFState ← (RFState) - (RFStateIncr4),
                                                                                              AT [ROFrameLoc, 4];
* Calculate BCC and check for special characters
* Save IOCB registers
* Save CSB registers
* Check for more work
                      CALL [RDoBCC];
RODoBCC:
           $RICharDisp[RTemp2];
*RICharDisp[Riemp2];
DISP [+1];
GOTO [ROFinish],
GOTO [ROFinish], RBCC ← OC,
GOTO [ROFinish], RFState ← (RFState) + (RFStateIncr),
ROFinish: CALL [RSavoIOCB],
RONoSave: CALL [RSavoCSB], T ← (RPtrCSB) + (RIndexIOCBOut);
GOTO [RChkActive], RState ← (RState) AND NOT (ROActive);
                                                                                              AT [ROSpecLoc,0];
AT [ROSpecLoc,1];
                                                                                              AT [ROSpecLoc,2]
                                                                                                         AT [ROSpectoc,3];
```

```
SET TASK[RFTask];
OMPAGE[RFPage];
 * Accumulate BCC
RDoBCC: UseCTask;
    T ← APC&APCTask, TASK;
    RSave ← T;
    T ← (RPtrCSB) + (RIndexBCCTable);
    CALL. [RFixBaseReg], PFotch2[RBasePage0, RBufBase];
    T ← RData;
    T ← (RHMASK[RBCC]) XOR (T), TASK;
    PFfetch1[RBufBase,RTomp2];
    T ← (RTemp2);
    RBCC ← (RSH[RBCC,10]) XOR T;
* Load character type from endofframe table.
* Types of characters
* 0= normal
* 1=start BCC
* 2=end BCC (ie generate or check BCC). Implies end of block on input
* 3=end of block
RCheckSpec: T ← (RData) + (400C);

CALL [RRTask], PFetchl [RBufBase, RTemp2];

RSubReturn: APC&APCTask ← RSave;

RRTask: RETURN, LU ← RPtrIOCB;
```

```
SET TASK[RFTask];
ONPAGE[RFPage];
* Fix up base register.
RFixBaseReg: T ← (LSH[RBufBaseLo,10]) + 1;
RETURN, RBufBaseLo ← (R8ufBaseLo) OR (T);
\mbox{*} Set completion status. If no previous error, set status in IOCB and set error.
RSetStatus: LU \leftarrow (RComp) AND (RCmpStatus);
GOTO [RRTask, ALU#0], T \leftarrow (RTemp2) OR (RCmpError);
RETURN, RComp \leftarrow (RComp) OR (T);
* Save IOCB ptrs.
RSaveIOCB: T ← (RPtrIOCB) + (RIndexCount);
RETURN, PStore4[RBasePage0, RRCount];
 * Save CSB ptrs.
RSavoCSB: PFetch1[RBasePage0, RPtrIOCB];
LU ← RPtrIOCB;
RETURN, PStore4[RBasePage0, RPtrIOCB];
\ensuremath{^*} Point to next IOCB. This has to be done without TASKing.
                 CB: PFctch1[RBasePage0, RNext];
DBLGOTO[.+1,.+2, R ODD], LU ← RFState;
GOTO [.+2], T ← (RPtrCSB) + (RIndexIOCBIn);
GOTO [.+1], T ← (RPtrCSB) + (RIndexIOCBOut);
LU ← RNext;
PStoroi[RBasePage0, RNext];
T ← RNext;
RETURN, RPtrIOCB ← T;
RNextIOCB:
* Post Complete
RPost: RStackSave ← pNWW;
    T ← (GetRSpec[103]) XOR (377C); * read stkp |
    STKP ← RStackSave, RStackSave ← T, NoRegILockUK;
    T ← RIchip2;
    Stack ← (Stack) OR (T);
    RTemp2 ← pRSImage;
    STKP ← RTemp2;
    T ← Stack ← (Stack) OR (10C);
    RS232 ← T;
    RETURN, STKP ← RStackSave;
END;
```

Last modified by BRD on June 1, 1979 $\,$ 12:13 PM Version 3.0 $\,$

insert[RS232Async];
insert[RS232Test];

END;

```
insert[d0lang];
NOMIDASINIT; LANGVERSION;
                TITLE [RS232Bit];
* DO microcode for bit synchronous RS232C

* Last modified by BRD on August 28, 1979 1:12 PM fix GlobalDefs conflicts

* modified by BRD on June 1, 1979 12:13 PM
insert[GlobalDefs];
insert[RS232Defs];
                SET TASK [RBTask];
ON PAGE [RBPage];
 * Timer wakeup occurred on input. Get input bit and check if zero or one bit
RIWake: T c (RS232) AND (RT232Data), AT [RIWakeLoc];
DBLG0f0[RIFoundZero, RIFoundOne, ALU-0], RIICount c (RIICount) - 1;
 * Zero bit
* RIICount > 0 ==> normal: shift this bit into character if line in sync
* RIICount = 0 ==> 5 ones in a row: this is a fill zero so throw it away
* RIICount < 0 ==> special character, either flag or abort
 \label{eq:richard}  RIFoundZero: \ GOTO[RICheckSpec, \ ALU<0], \ LU \leftarrow (RIICount); \\ DBLGOTO [RIShiftChar, RISetTimer, \ ALU#0], \ RY1Count \leftarrow 6C; \\ 
 * One bit
* RI1Count > 20 ==> line idle: set count to 21;
* RI1Count > 0 ==> normal: shift this bit into character if line in sync
* RI1Count <= 0 ==> inside special character, ignore bit
* RI1Count = -20 ==> line is idle: signal frame task, and set count to +21
RIFoundOne: GOTO[RICheckIdle, ALU>=0], LU ← (RIICount) + (20C);

SKIPON [ALU#0];
GOTO [RISignalIdle], RIICount ← 21C;
GOTO [RTimerReturn], LOADTIMER[RISyncTimer];
RICheckIdle: LU ← (RIICount) AND (20C);
GOTO [RIShiftCharl, ALU=0];
RITCOURT + 21C;
RIShiftChart: GOTO [RIShiftChar];
RINOxtChar:RIData + 20OC;
RISetTimer: GOTO [RTimerReturn], LOADTIMER[RISyncTimer];
* Shift in character.
RIShiftChar: SKIPON [R ODD], RIData ( (RSH[RIData,1]) OR (T); GOTO [RTimerReturn], LOADTIMER[RISyncfimer];
 * Have a character, decide if a valid one
* Have a character, access ... - ...

* States are:

* 0 => line idle, ignore character

* 1 => line in sync, notify frame code

* 2 => line in frame, justify character and notify frame code
                 $RIBitDisp[RState];
                DISP[.+1];

COTO [RINextChar],

RState + (RState) + (RIBStateIncr),

GOTO [RITURNON].
                                                                                                                                                 AT [RIBitLoc, 0];
                                                                                                                                                 AT [RIBitLoc,1];
AT [RIBitLoc,2];
* Special character, determine if idle (RI1Count=-1) or abort (RI1Count<-1)
RICheckSpec: LU ← (RIICount) + 1;

DBLGOTO[RISignalFlag, RISignalAbort, ALU=0], RIICount ← 6C;
 * Have a flag. Dispatch on state
* have a ring. Dispatch on state
* States are:
* 0 => line idle, increment state
* 1 => line in sync, ignore
* 2 => line in frame, signal endofframe, decrement state
RISignalFlag: $RIBitDisp[RState];
                TITIAG: SKIBTTUTSP[KSTATE];
DISP[.+1];
GOTO [RINextChar], RState ← (RState) + (RIBStateIncr), AT [RIFlagLoc,0];
GOTO [RINextChar], AT [RIFlagLoc,1];
RState ← (RState) - (RIBStateIncr), AT [RIFlagLoc,2];
GOTO [RITurnOn], RIData ← RIDataFlag;
* Have an ABRT. Signal frame code
RISignalAbort: RState ( (RState) AND NOT (RIBStateMask); GOTO [RITurnOn], RIData ( RIDataAbrt;
 * Have detected an idle line. Decide if should notify frame task
* Have detected a...

* States are:

* 0 => line idle, ignore

* 1 => line in sync, set state to idle

* 2 => line in frame, notify frame task and set state to idle
 RISignalIdle: $RIBitDisp[RState];
                DISP [.+1];
COFO [RINextChar],
GOTO [RINextChar],
RSTate ← (RState) AND NOT (RIBStateMask), AT [RIIdleLoc.1];
RState ← (RState) AND NOT (RIBStateMask),
AT [RIIdleLoc.2];
GOTO[RITurnOn], RIData ← RIDataIdlo;
```

* Notify frame code that something happened

RITurnOn: SKIPON [R<0], RState ← (RState) OR (OR@[RIActive!,RXActive!]C);
LOADTIMER[RFramefimer1];
T ← (RPtrCSD) + (RIndoxCharIn);
PStorot[RBasePage0, RIData];
GOTO [RINoxtChar];

```
SET TASK [RBTask];
ON PAGE [RBPage];
* Timer wakeup occurred on output.
ROWake: RStackSave + pRSImage, AT [ROWakeLoc];
    T + (GetRSpec[103]) XOR (377C);
    RStackSave + T, STKP + RStackSave, NoRegILockOK;
    $ROBitDisp[RState];
    DISP[.+1], T + Stack + (Stack) AND NOT (1C);
* Send zero and notify task if count < 0. Otherwise, switch to sending ones
ROSendZero: RS232 + T,

COTO [ROTurnon0, R<0], LU + RO1Count;

RState + (RState) + (ROBStateIncr);

ROSetTimer: GOTO [ROStackReset], LOADTIMER[ROSyncTimer];

ROTurnon0: RState + (RState) + (ROBStateIncr2);

GOTO [ROTurnon], RO1Count + 4C;
                                                                                                                                                       AT [ROBitLoc, 0];
* Send one and switch state to SendZero if R01Count < 0 \,
ROSendOne: T ← Stack ← (Stack) OR (1C),
GOTO [ROSendIt, R>=0], RO1COunt ← (RO1Count) - 1;
GOTO [ROSendIt], RState ← (RState) - (ROBStateIncr);
                                                                                                                                                      AT [ROBitLoc,1];
* Send next character bit
                 GOTO [ROInsert, R<0], ROICount + (ROICount) - 1, AT [ROI
T + LDF[ROData,7,1];
SKIPON [ALUMO],T + Stack + (Stack) OR (T);
ROICount + 4C;
RS232 + T;
it: DBLGOTO [ROTurnon, ROSetTimer, R ODD],ROData + RSH[ROData,1];
                                                                                                                                             AT [ROBitLoc, 2];
* Idle state used to idle line
                 GOTO [ROStackReset], Stack + (Stack) OR (1C),
                                                                                                                                           AT [ROBitLoc, 3];
* Need to insert a zero. Output zero bit and reset one bit counter
                                 RO1Count ← 4C;
                                 GOIO [ROSetTimer], RS232 ← T;
^{\ast} Get next character to be sent and notify fame task work needs to be done ^{\ast} Notify frame task that output has work
ROfurnOn: LOADTIMER[ROSyncTimer];
    T \( \) (RPtrCSB) \( \) (RIndexCharOut);
    PFetch1[RBasePage0, ROData];
    T \( \) 200C;
    GOTO [RONotFlag, R>=0], ROData \( \) (LSH[ROData,10]) OR (T);
    ROSendFlag: RO1Count \( \) 4C;
    RState \( \) (RState) - (ROBStateIncr2);
    RONotFlag: SKIPON [R<0], RState \( \) (RState) OR (OR@[ROActive!, RXActive!]C);
    LOADTIMER[RFrameTimer1];
    ROStackReset: GOTO [RETimerReturn], STKP \( \) RStackSave:
 ROStackReset: GOTO [RFimerReturn], STKP ← RStackSave;
```

SET TASK[RBTask]; ONPAGE [RFPage];

f * Notify frame task that poller has work

RPTurnon: SKIPON [R<0], RState ← (RState) OR (OR@[RPActive!, RXActive!]C), AT [RPWakeLoc];
LOADTIMER[RFrameTimort];
RTimerReturn: NOP;
RETURN;

```
SET TASK[RFTask];
OHPAGE [RFPage];

* Frame dispatch code

The frame code works in the following way;
Whenever the input bit code, output bit code, or poller code has some work for the
frame task to perform, it set the appropriate bit in RState indicating work has to
be done (RiActive, ROActive) or PRActive) and then if the frame code in currently
running (RXActive indicates frame code running), it sets RXActive and loads RFFramefimer1
* with a short timer. When this timer expires, control is passed to the following
* instructions. They simply do a RETURN with USOCTask set to return to the last place
* the frame code did a TASK. In addition, they reload the timer, so that after the next
* TASK, the frame code will again get control. The frame code can then run as though it
* were a normal task doing RETURNS to give control to others. When it has finished
* processing, it check the RIActive, ROActive, and RPActive bits in RState to see if
* more work needs to be done. If not, it clears RXActive and idles the frame timer.

USCATASK, AT [RFWakeloac];
RETURN, LOADTINER[RFrameTimer1];

* The following code is used to initially set registers and the TPC for the frame task.

SET TASK[0];

* O R ROY OR (RRScDisphif[RFTask, RS232StartLoc1];
RO * (RO) OR (RRScDisphif[RFTask, RS232StartLoc1];
RO * (RO) OR (RRScDisphif[RFTask, RS232StartLoc1];
RP FrameTimer1 * ANDER RFShortTimerLo, 3777C, AT [RS232StartLoc1];
RF RRAmeTimer! * (RFrameTimer!) OR (ANDER RShortTimerLo, 1/7400]C);
RHasePage00 * OC;
RState * OC;
RPTCSB * ANDER RS232CSBLoc, 377]C;
GOTO [RChKActive], RPtrCSB * (RPtrCSB) OR (ANDER RS232CSBLoc, 17/400]C);
* Check to see if any part of RS232 code desires service. If so, it is branched to.

* If not, the frame timer is turned off to kill the frame wakeups.

**RNONEACTIVE: RFCmp2 * (RTcmp2) OR (ANDER RFIDE Frame wakeups.

**RNONEACTIVE: RFCmp2 * (RTcmp2) OR (ANDER RFIDE Frame ADD (RPActive): * Check output active
GOTO [RChKActive], RPTCSB * (RPTCSB) ADD (RPActive): * Check output active
GOTO [ROF INDER RESTAT, ALUMO],
```

```
SET TASK[RFTask];
                 ON PAGE[RFPage];
^{\ast} Poller. Updates ToDCE bits and checks FromDCE bits notifying the user when the bits ^{\ast} change. Also, handles commands
RPollerStart: T ( (RPtrCSB) + (RIndexToDCE);
CALL [RRTask], PFetch2[RBasoPage0, RPToDCE];
* Process commands
                 $RPCmdDisp[RPToDCE];
                 DISP[RPNop]:
* Commands
* 0 = Command processed
* 1 = Nop
* 2 = Reset
* 3 = startTeceiver
* 4 = startTransmitter
* 5 = Start Possiver
* 5 = Stop Receiver
* 6 = Stop Transmitter
* 7 = Send Break
* 10 = Set Parameter

* 11 = Clear Ring Indicator

* 12 = Clear break detected

* 13 = Clear Data Lost
* Command = 0 => Command processed
* Don't even clear out command field
RPNop: GOTO [RPCmdE1],
                                                                                                                                                             AT [RPCmdLoc,0];
* Command = 1 => NOP
* Clear out command field
                GOTO [RPCmdE],
                                                                                                                                                             AT [RPCmdLoc,1];
* Command = 2 => Reset
* NOP for now
                                                                                                                                                             AT [RPCmdLoc,2];
                GOTO [RPCmdE],
* Command = 3 => Start Receiver
* Start receiver timers and set input state to waiting for synchronization
                RISyncTimer & AMD@[RISyncTimerLo,177400]C,
RISyncTimer & (RISyncTimer) OR (AMD@[RISyncTimerLo,377]C);
LOADTIMER[RISyncTimer];
RI1Count & 21C;
I & (RPtrCSB) & (RIndexBCCIn);
RIomp2 & (ZERO) - 1;
PStorol[RBasePage0, RTomp2];
GOTO [RPCmdE], RState & (RState) AND NOT (RIBStateMask);
                                                                                                                                                             AT [RPCmdLoc,3];
* Command = 4 => Start transmitter 
* Set transmitter timers and set output state to sending idle
                T + (RPtrCSB) + (RIndexCharOut),
RTemp2 + 100000C;
PStore1[BBasoPage0, RTemp2];
ROSyncTimer + AND@[ROSyncTimerLo,177400]C;
ROSyncTimer + (ROSyncTimer) OR (AND@[ROSyncTimerLo,377]C);
LOADTIMER [ROSyncTimer];
RState + (RState) AND NOT (ROBStateMask);
RO1Count + 4C;
T + (RPtrCSB) + (RIndexBCCOut);
RTemp2 + (ZERO) - 1;
PStore1[RBasoPage0, RTemp2];
GOTO [RPCmdE], ROData + 200C;
                                                                                                                                                            AT [RPCmdLoc,4];
* Command = 5 => Stop receiver
* Set idle timer
                RTemp2 + AND@[RIIdleTimerLo,177400]C,
RTemp2 + (RTemp2) OR (AND@[RIIdleTimerLo,377]C);
GOTO [RPCmdE], LOADTIMER[RTemp2];
                                                                                                                                                               AT [RPCmdLoc,5];
* Command = 6 => Stop transmitter and idle line * Set short timer and set line to 1 \,
                RTemp2  AND@[ROShortTimerLo,177400]C,
RTemp2  (RTemp2) OR (AND@[ROShortTimerLo,377]C);
RStackSave  pRSImage;
T  (GetRSpoc[103]) XOR (377C);
RStackSave   T, STKP  RStackSave, NoRegILockOK;
T  Stack  (Stack) OR (1C);
RS232   T;
LOADIJMERFFFFFFFFF
                                                                                                                                                                 AT [RPCmdLoc, 6];
                LOADTIMER[RTemp2];

STKP ← RStackSave;

RState ← (RState) AND NOT (ROBStateMask);

GOTO [RPCmdE], RState ← (RState) + (ROBStateIncr3);
* Command = 7 => Send Break
* Unimplemented
                 GOTO [RPCmdE],
                                                                                                                                                            AT [RPCmdLoc,7];
* Command = 10 => Set Parameters
* NO PARAMETERS YET!
```

```
GOTO [RPCmdE],
                                                                                                                                               AT [RPCmdLoc, 10];
* Command = 11 => Clear Ring Indicator
                GOTO [RPCmdE], RPFromDCE + (RPFromDCE) AND NOT (RFromDCERing), AT [RPCmdLoc, 11];
* Command = 11 => Clear Ring Indicator
                GOTO [RPCmdE], RPFromDCE + (RPFromDCE) AND NOT (RFromDCEBreak),AI [RPCmdLoc,12];
* Command = 11 => Clear Ring Indicator
                GOTO [RPCmdE], RPFromDCE ~ (RPFromDCL) AND NOT (RFromDCELost), AT [RPCmdLoc,13];
* Clear command field if not already cleared
RPCmdE: RPToDCE ← (RPToDCE) AND (377C);

f ← (RPtrCSB) + (RIndexToDCE), TASK;

PStoret[RBasePage0, RPToDCE];
* Set ToDCE bits
               : RStackSave ← pRSImage;
T ← (GotRSpoc[103]) XOR (37/C);
RStackSave ← T. STKP ← RStackSave, NoRegILockOK;
T ← (RPIODCE) OR NOT (RTODCEMask);
Stack ← (Stack) AND NOT (RTODCEMask);
T ← (Stack) ← (Stack) OR NOT (T);
RS232 ← T, TASK;
STKP ← RStackSave;
RPCmdE1:
* Check FromDCE bits and post user if they have changed. Note that the bits are negative * logic. Also, RPNew will1 contain any non-hardware bits that have to be set (like * DataLost, AbortDetected).
               T < (RS232) OR NOT (RFromDCEMask); * Get FromDCE bits

RPNew < (RPNew) OR NOT (T);

T < (RPFromDCE) AND NOT (RNotLatchedMask); * Save ON Tathced bits

RPNew < (RPNew) OR (T);

T < (RPLCSB) + (RIndexFromDCE), TASK; * Store new FromDCE bits;

PStoreI[RBasePageO, RPNew]; * Get old FromDCE bits

LU < (RPNew) XOR (T); * Compare to new FromDCE bits

GOIO [RNoDCEChange, ALU-O], T < (RPtrCSB) + (RIndexMask);

NOP:
NOP;
CALL [RPost], PFetch1[RBasePage0,RTemp2];
RNoDCEChange: RPNew ← OC;
GOTO [RChkActive], RState ← (RState) AND NOT (RPActive);
```

```
SET TASK[RFTask];
ON PAGE[RFPage];
* Input character received. Load registers.
RIFrameStart: CALL [RGatPtrIOCB], T + (RPtrCSB) + (RIndexIOCBIn);
RFState + (RFState) OR (RFStateInput);
CALL [RGetPtrs], UseCTask;
 * Dispatch on input event. Test state of input line
    Events are:

* Events are:
* 0 = character received
* 1 = ABRT received
* 2 = FLAG received (end of frame)
* 3 = line returned to idle state (more than 17 ones in a row)

DBLGOTO [RIDataLost, RIStoreChar, \Lambda LU=0], $RIEventDisp[RData]; RIStoreChar: DISP[.+1];
* Character received, store it in IOCB
               T ← (RRCount) ← (RRCount) + 1,

LU ← (RMaxCount) - T;

GOTO [RIBufSpace, ALU>=0]; LU ← (RCommand) AND (RCmdEnd);

11: GOTO [RIMustEnd, ALU#0], RRCount ← (RRCount) - 1;
                                                                                                                                 AT [RIFrameLoc, 0];
                NOP:
                NOF;
CALL [RDoneIOCB];
DBLGOTO [RIDataLost, RIStoreChar, ALU=0], $RIEventDisp[RData];
Id: CALL [RSotStatus], RTemp2 ← RStatLost;
RIMustEnd:
                GOTO [RIDOBCC];
 * Room in buffer. Store character in buffer. This is slightly complicated due to the * fact that we are storing a byte rather than a word. ROffset+RRCount gives the byte * offset into the buffer. Update BCC.
RIBufSpace: ROffSet ← (ROffSet) + T;
ROffSet ← (ROffSet) - 1;
GOTO [RIStorcefven, R EVEN], T ← RSH[ROffSet,1];
PFetch1[RBufBase,RTemp2];
T ← RHMASK[RData], TASK;
RTemp2 ← (LHMASK[RTemp2]) OR T;
GOTO [RIDoStore];
RIStoreEven: T ← LSH[RData,10];
RTemp2 ← T;
RIDoStore: T ← RSH[ROffSet,1], TASK;
PStore1[RBufBase,RTemp2];
GOTO [RIDoBCC];
 * ABRT received, end frame and signal error
GOTO [RIAborted], Rfemp2 + RStatBadFrame, RIAborted: CALL [RSetStatus]; RIEndFrame, NOP;
                                                                                                                                        AT [RIFrameLoc.1]:
RIENDFrame: NOP;
CALL[RDoneIOCB];
SKIPON [ALU-0], LU (RCommand) AND (RCmdStart);
DBLGOTO [RIEndFrame, RINoSavel, ALU-0];
GOTO [RINoSave];
RINoSavel: GOTO [RINoSave];
 * FLAG received, Check BCC and end of frame.
               RBCC ← (RBCC) - (AND@[RBCCRemainder,177400]C),
RBCC ← (RBCC) - (AND@[RBCCRemainder,377]C);
SKIPON [ALU=0], RBCC ← (ZERO) - 1;
GOTO [RIAborted], RTemp2 ← RStatBCCErr;
GOTO [RIEndFrame];
                                                                                                                                  AI [RTFrameLoc, 21:
 * Idle line, Tell the user
                GOTO [RIAborted], RTemp2 + RStatBadFrame,
                                                                                                                                         AT [RIFrameLoc, 3];
 * End of frame work
               : CALL [RDoBCC];
h: CAIL [RSaveIOCB];
e: CALL [RSaveCSB], T ← (RPtrCSB) + (RIndexIOCBIn);
GOTO [RChkActive], RState ← (RState) AND NOT (RIActivo);
 RIDoBCC:
 RINoSave:
 * Data arrived and no IOCB on chain. Signal Data Lost.
 RIDataLost: GOTO [RINoSave], RPNew + (RPNew) OR (RFromDCELost);
```

```
SET TASK [RFTask];
ON PAGE [RFPage];
* Software USRT needs another character. Load registers
Dispatch on output state.States are
* 0 = > Sent a character/opening flag
* 1 => Sent BCC1
* 2 => Sent BCC2
* 3 = > Sent closing/opening flag
RODispatch: $RFStateDisp[RFState];
    DISP[.+1], T & RRCount & (RRCount) = 1;
* A character has been sent, see if any more characters in buffer. 
 * If nothing in buffer, check {\tt EndFrame} bit and if set, end the frame.
ROCheckCount: GOTO [ROGotChar, ALU>=0], LU < (RCommand) AND (RCmdEnd), AT [ROFrameLoc,0];
GOTO [ROEndFrame, ALU#0], RRCount + (RRCount) + 1;
RONextIOCB: NOP;
CALL [RDonoIOCB];
GOTO [RODispatch];</pre>
^{\ast} Got character, send it. Again, things are slightly complicated by the fact that we ^{\ast} are sending a byte rather than a word.
ROGotChar: T ← (RMaxCount) - T;

ROffSet ← (ROffSet) + T;

ROffSet ← (ROffSet) - 1;

T ← RSH[ROffSet, 1], TASK;

PFetch1[RBufBase, RData];

GOTO [ROSendOdd, R ODD], LU ← ROffSet;

ROSendEven: GOTO [RODOBCC], RData ← RSH[RData, 10];

ROSendOdd: GOTO [RODOBCC], RData ← RSHMASK[RData];
* End of frame, send first BCC character
ROEndFrame: T ← RHMASK[RBCC];
ROSendBCC: RData ← (ZERO) OR NOT (T);
RData ← RHMASK[RData];
ROIncrFrame: GOTO [ROFinish], RFState ← (RFState) ← (RFStateIncr);
* Send second BCC character
             T ← RSH[RBCC.10],
GOTO [ROSendBCC], RBCC ← (ZERO) ~ 1;
                                                                                                                      AT [ROFrameLoc, 1];
* Send a closing flag
             GOTO [ROIncrFrame], RData < 100000C,
                                                                                                                      AT [ROFrameLoc,2];
* Just sent closing flag, mark IOCB complete and advance to next IOCB
             GOTO [RONextIOCB], RFState + (RFState) - (RFStateIncr3),
                                                                                                                     AT [ROFrameLoc,3];

    Finish up with character by doing BCC calculation.
    Save registors in IOCB
    Save registors in CSB
    Check for more work

            : CALL [RDoBCC];
h: CALL [RSave[OCB];
e: CALL [RSaveCSB], [ ( (RPtrCSB) + (RIndex[OCBOut);
GOTO [RChkActive], RState ( (RState) AND NOT (ROActive);
RODoBCC:
ROFinish:
RONoSave:
```

```
SET TASK[RFTask];
ONPAGE[RFPage];
```

* Accumulate BCC

```
SET TASK[RFTask];
ONPAGE[RFPage];
 * Fix up base register
RFixBaseReg: T + (LSH[RBufBaseLo,10]) + 1;
RETURN, RBufBaseLo + (RBufBaseLo) OR (T);
 * Sot completion status
RSetStatus: LU \leftarrow (RComp) AND (RCmpStatus);

GOTO [RRTask, ALU#0], T \leftarrow (RTemp2) OR (RCmpError);

RETURN, RComp \leftarrow (RComp) OR (T);
 * Save TOCB ptrs
RSaveIOCB: T + (RPtrIOCB) + (RIndexCount);
RETURN, PStore4[RBasePage0, RRCount];
 * Save CSB ptrs
RSaveCSB: PFetch1[RBasePageO, RPtr10CB];
LU ← RPtr10CB;
RETURN, PStore4[RBasePageO, RPtr10CB];
 * Point to next IOCB
RNextIOCB: PFetch1[RBasePage0, RNext];

DBIGOTO[.+1,.+2, R ODD], LU ← RFState;

GOTO [.+2], T ← (RPtrCSB) + (RIndexIOCBIn);

GOTO [.+1], T ← (RPtrCSB) + (RIndexIOCBOut);

LU ← RNext;

PStore1[RBasePage0,RNext];

T ← RNext;

RETURN, RPtrIOCB ← T;
RPost: RStackSave ← pNWW;

T ← (GetRSpec[103]) XOR (377C); * road stkp

STKP ← RStackSave, RStackSave ← T, NoRegILockOK;

T ← RTomp2;

Stack ← (Stack) OR (T);

RTomp2 ← pRSImage;

STKP ← RTomp2;

T ← Stack ← (Stack) OR (10C);

RS232 ← T;

RETURN, STKP ← RStackSave;
                    END;
```

Last modified by BRD on June 1, 1979 $\,$ 12:13 PM Version 3.0

insert[RS232Bit];
insert[RS232Test];

END;

```
insert[d01ang];
                       NOMIDASINIT; LANGVERSION;
                       TITLE [RS232Byte];
   * DO microcode for byte synchronous

* Last modified by BRD on August 28, 1979 1:09 PM fix GlobalDefs confilicts

* modified by BRD on June 1, 1979 12:11 PM
    insert[GlobalDefs];
    insert[RS232Defs];
   * This microcode uses a timer to simulate a hardware wakeup for the frame task. It uses * Task 4 for the frame task, and task 5 for the bit task
                      SET TASK [RBTask];
ONPAGE [RBPage];
   * Wakeup occurred on input timer
   RIWake: $RIBitDisp[RState], AT [RIWakeLoc];
DISP[RIWaitSyn], T \( (R$232) \) AND (RI232Data);
   * Waiting for first sync character. Shift in a bit and compare last 8 bits to \mbox{\tt \$} SYN character. If a match, we are in sync.
  RIWaitSyn: RIData ← (RSH[RIData,1]) UK (+),

T ← RIMASK[RIData];
LU ← (RSyncChar) - (T);
GOTO [RISOLTimer, ALUMO];
GOTO [RINextChar], RState ← (RState) + (RIBStateIncr);
                                                                                                                                                                                                     AT [RIBitLoc.0]:
   ^{\ast} Data bit in. Shift into partially assembled character. If end of character, justify ^{\ast} character and check if parity bit coming
  RIShiftBit: RState ← (RState) XOR (T),
SKIPON[R ODD], RIData ← (RSH[RIData, 1]) OR (T);
GOTO [RISetTimer];
$RIJustDisp[RDataMask];
                                                                                                                                                                                         AT [RIBitLoc, 1];
  $RIJUSTDISP| RUDATAMASK|;
DISP [RIJUSTIFY];
RIJUSTIFY: GOTO [RIChKPar], RIData \( \cap \) RSH[RIData,3],
GOTO [RIChKPar], RIData \( \cap \) RSH[RIData,2],
GOTO [RIChKPar], RIData \( \cap \) RSH[RIData,1],
RIChKPar: LU \( \cap \) (RDATAMASK) AND (RMASKPARTITY),
GOTO [RITURNON, ALU-0], RSTATE \( \cap \) (RIBSTATEINCR);
GOTO [RISETTIMER];
                                                                                                                                                                                  AT [RIJustLoc,0];
AT [RIJustLoc,1];
AT [RIJustLoc,2];
                                                                                                                                                                                                     AT [RIJustLoc,3];
   * Chock parity is enabled
RIParity: RState & (RState) XOR (T),

$RParityDisp[RDataMask];
DISP [RIParkone], RBTemp1 & T;
RIParkone: GOTO [RITurnOn], RState & (RState) * (RIBStateIncr),
RIParOdd: GOTO [RIParChk], LU & LDF[RState, RIParityBit, 1],
RIParEven: GOTO [RIParChk], LU & (LDF[RState, RIParityBit, 1]) - 1,
RIParCoe: GOTO [RIParChk], LU & LDF[RBTemp1, RIParityBit, 1],
RIParZoro: GOTO [RIParChk], LU & (LDF[RBTemp1, RIParityBit, 1]) - 1,
RIParChk: GOTO [RIParDone, ALUMO];
RIData & (RIData) OR (RIDataParityErr);
RIParDone: GOTO [RITurnOn];
                                                                                                                                                                                                       AT [RIBitLoc, 2];
                                                                                                                                                                                                      AT [RIPARLOC,0];
AT [RIPARLOC,1];
AT [RIPARLOC,2];
AT [RIPARLOC,3];
AT [RIPARLOC,4];
  RITurnOn: SKIPON [R<0], RState ← (RState) OR (OR@[RIActive!, RXActive!]C);

LOADFIMER[RFrameFimer1];

RState ← (RState) ← (RIBStateIncr);

T ← (RPIrCSB) + (RIndexCharIn);

PStore1[RBasePage0, RIData];

RINextChar: T ← (RDataMask) AND (RDataSizeMask);

RIData ← T;

RISetFimer: GOTO [RTimerReturn], LOADTIMER[RISyncTimer];
```

```
SET TASK[RBTask];
                   ONPAGE [RBPage];
* Timer wakeup occurred on output.
ROWake: RStackSave ← pRSImage, AT [ROWakeLoc];
T ← (GetRSpec[103]) XOR (377C);
RStackSave ← T, STKP ← RStackSave, NeRegTLockOK;
$ROBitDisp[RState];
DISP[ROIdle], T ← Stack ← (Stack) AND (376C);
* Idle output state.
ROIdle: GOTO [ROSendBit], T + Stack + (Stack) OR (1C),
                                                                                                                                                                     AT [ROBitLoc, 0];
^{\ast} Get next input character. Notify frame code. 
 ^{\ast} If we have a character, send it. If no character to be sent, idle line
                  : SKIPON [R<0], RState ← (RState) OR (OR@[ROActive!,RXActive!]C),AT [ROBitLoc,1];
LOADTIMER[RFrameTimer1];
T ← (RPtrCSB) + (RIndexCharOut);
PFetch1[RBasePage0, ROData];
T ← (RDataMask) AND (RDataSizeMask);
SKIPON [R>-0], ROData ← (LSH[ROData,10]) OR (T);
GOTO [ROId1e], RState ← (RState) - (ROBStateIncr);
GOTO [ROSendChar], RState ← (RState) + (ROBStateIncr);
* Send data bit
ROSendChar: T < LDF[ROData,7,1],
    RState < (RState) XOR (T);
    T < Stack < (Stack) OR (T);
ROSendBit: RS232 < F;
DBLGOTO [RONextState, ROSetTimer, R ODD], ROData < RSH[ROData,1];
ROMextState: RState < (RState) + (ROBStateIncr);
ROSetTimer: LOADTIMER[ROSyncTimer];
ROStackReset: GOTO [RTimerReturn], STKP < RStackSave;
                                                                                                                                                                               AT [ROBitLoc,2];
* Send parity hit if parity set
ROParity: $RParityDisp[RDataMask],
DISP [ROParNone], RState + (RState) - (ROBStateIncr2);
ROParNone: GOTO [ROStart],
ROParOdd: GOTO [ROParEven], RState + (RState) XOR (ROParityMask),
ROParEven: GOTO [ROParSend], T + LDF[RState, ROParityBit, 1],
ROParZero: GOTO [ROParSend], T + CC,
ROParSend: T + Stack + (Stack) OR (T);
GOTO [ROSetTimer], RS232 + T;
                                                                                                                                                                                              AT [ROBitLoc,3];
                                                                                                                                                                                              AT [ROParLoc,0];
                                                                                                                                                                                             AT [ROParLoc,1];
AT [ROParLoc,2];
AT [ROParLoc,3];
AT [ROParLoc,4];
* State used by poller to stop transmitter.
                   GOTO [ROStackReset], Stack ~ (Stack) OR (1C),
                                                                                                                                                               AT [ROBitLoc,4];
```

SET TASK[RBTask]; ONPAGE [RFPage];

* Notify frame task that poller has work

RPTurnon: SKIPON [R<0], RState ← (RState) OR (OR@[RPActive!, RXActive!]C), AT [RPWakeLoc]; LOADTIMER[RFrameTimerl]; RTimerReturn: NOP; RETURN;

```
SET TASK[RFTask];
ONPAGE [RFPage];
* Frame dispatch code
* The frame code works in the following way:
* Whenever the input bit code, output bit code, or poller code has some work for the
* frame task to perform, it set the appropriate bit in RState indicating work has to
* be done (RIActive, ROActive, or RPActive) and then if the frame code is not currently
* running (RXActive indicates frame code running), it sets RXActive and loads RFrameTimer1
* with a short timer. When this timer expires, control is passed to the following
* instructions. They simply do a RETURN with UseCTask set to return to the last place
* the frame code did a TASK. In addition, they reload the timer, so that after the next
* TASK, the frame code will again get control. The frame code can then run as though it
* were a normal task doing RETURNS to give control to others. When it has finished
* processing, it check the RIActive, ROActive, and RPActive bits in RState to see if
* more work needs to be done. If not, it clears RXActive and idles the frame timer.
 * Frame dispatch code
                         UseCTask, AT [RFWakeLoc];
RETURN, LOADTIMER[RFrameTimer1];
 * The following code is used to initially set registers and the TPC for the frame task.
                         SET TASK[0];
                         T ← RO, AT[RS232StartLoc]; * Notify ta
RO ← $RSetDispLo[RFTask, RS232StartLoc1];
RO ← (RO) OR ($RSetDispHi[RFTask, RS232StartLoc1]);
APC&APCTask ← RO;
                                                                                                                                                     * Notify task 0 at RS232Start1
                                                                                                   * Restore RO
                         RETURN, RO ← T;
                         SET TASK[RFTask];
                         RFrameTimer1 ← ANDO[RFShortTimerLo,377]C, AT [RS232StartLoct]; RFrameTimer1 ← (RFrameTimer1) OR (ANDO[RFShortTimerLo,177400]C); RBasePage0 ← OC;
                           RBasePageOLo ← OC;
                         RState ← OC;

RPtrCSB ← AND@[RS232CSBLoc,377]C;

GOTO [RChkActive], RPtrCSB ← (RPtrCSB) OR (AND@[RS232CSBLoc,177400]C);
 * Checks to see if any part of RS232 code desires service. If so, it is branched to. 
 * If not, the frame timer is turned off to kill the frame wakeups.
RNoneActive: RTemp2 ← (RTemp2) OR (AND@[RFIdleTimerLo,177400]C);
LOADTIMER[RTemp2];
NOP, TASK;
RState ← (RState) AND NOT (RActiveMask);
RChkActive: LU ← (RState) AND (RIActive);
GOTO [RIFrameStart, ALUMO], LU ← (RState) AND (ROActive);
COTO [ROFrameStart, ALUMO], LU ← (RState) AND (RPActive);
BELGOTO [RPOTTERSTART, RNoneActive, ALUMO], RTemp2 ← AND@[RFIdleTimerLo,377]C;
```

```
SET TASK[RFTask];
               ON PAGE[RFPage];
^{\ast} Poller. Updates ToDCE bits and checks FromDCE bits notifying the user when the bits ^{\ast} change. Also, handles commands
RPollerStart: T ← (RPtrCSB) + (RIndexToDCE);
CALL [RRTask], PFetch2[RBasePage0, RPToDCE];
* Process commands
               $RPCmdDisp[RPToDCE];
               DISP[RPNop];
* Commands
    0 = Command processed
   1 = Nop
       = Reset
   3 = startReceiver
4 = startTransmitter
* 5 = Stop Receiver
* 6 = Stop Transmitter
* 7 = Send Break
* 7 = Send Break
* 10 = Set Paramoter
* 11 = Clear Ring Indicator
* 12 = Clear break detected
* 13 = Clear Data Lost
* Command = 0 => Command processed
* Don't even clear out command field
RPNop: GOTO [RPCmdE1],
                                                                                                                                         AT [RPCmdLoc,0];
* Command = 1 => NOP
* Clear out command field
               GOTO [RPCmdE],
                                                                                                                                         AT [RPCmdLoc,1];
* Command = 2 => Reset
* NOP for now
                                                                                                                                         AT [RPCmdLoc,2];
               GOTO [RPCmdE],
* Command = 3 \neg> Start Receiver * Start receiver timers and set input state to waiting for synchronization
               RISyncTimer ← AND@[RISyncTimerLo,177400]C,
RISyncTimer ← (RISyncTimer) OR (AND@[RISyncTimerLo,377]C);
LOADTIMER[RISyncTimer];
GOTO [RPCmdE], RState ← (RState) AND NOT (RIBStateMask);
                                                                                                                                         AT [RPCmdLoc,3];
* Command = 4 => Start transmitter
* Set transmitter timers and set output state to sending idle
              T ← (RPtrCSB) ← (RIndexCharOut),
RTemp2 ← 100000C;
PStore1[RBssePage0, RTemp2];
ROSyncTimer ← AND0[ROSyncTimerLo,177400]C;
ROSyncTimer ← (ROSyncTimer) OR (AND0[ROSyncTimerLo,377]C);
LOADTIMER [ROSyncTimer];
RState ← (RState) AND NOT (ROBStateMask);
GOTO [RPCmdE], ROData ← 200C;
                                                                                                                                         AT [RPCmdLoc, 4];
* Command = 5 => Stop receiver
* Set idle timer
               RTemp2 ← AND@[RIIdleTimerLo,177400]C,
RTemp2 ← (RTemp2) OR (AND@[RIIdleTimerLo,377]C);
GOTO [RPCmdE], LOADFIMER[RTemp2];
                                                                                                                                           AT [RPCmdLoc.5]:
RTemp2 + AND@[ROShortTimerLo,177400]C,
RTemp2 + (RTemp2) OR (AND@[ROShortTimerLo,377]C);
RStackSave + pRSImage;
T + (GetRSpec[103]) XOR (377C);
RStackSave + T, STKP + RStackSave, NoRegILockOK;
T + Stack + (Stack) OR (1C);
RS232 + T;
STKP + RStackSave;
LOADTIMERFRIemp21:
                                                                                                                                             AT [RPCmdLoc,6];
               STRY F INSTACKSAVE,
LOADTIMER[RTemp2];
RState F (RState) AND NOT (ROBStateMask);
GOTO [RPCmdE], RState F (RState) + (ROBStateIncr4);
* Command = 7 => Send Break
* Unimplemented
               GOTO [RPCmdE],
                                                                                                                                         AT [RPCmdLoc,7];
* Command = 10 => Set Parameters
* Load registers from DO memory
               T ← (RPtrCSB) + (RIndexParm),
CALL [RFixBaseReg], PFetch2[RBasePage0, RBufBase];
PFetch1[RBufBase, RDataMask,6];
GOTO [RPCmdE], PFetch1[RBufBase, RSyncChar,7];
                                                                                                                                         AT [RPCmdLoc, 10];
* Command = 11 => Clear Ring Indicator
```

```
* Command = 11 => Clear Ring Indicator

GOTO [RPCmdE], RPFromDCE + (RPFromDCE) AND NOT (RFromDCEBreak), AT [RPCmdLoc,12];

* Command = 11 => Clear Ring Indicator

GOTO [RPCmdE], RPFromDCE + (RPFromDCE) AND NOT (RFromDCEBreak), AT [RPCmdLoc,12];

* Clear command field if not already cleared

RPCmdE: RPToDCE + (RPFoDCE) AND (377C);

T + (RPTcSB) + (RIndexToDCE), TASK;

PStore1[RBasePage0, RPToDCE];

* Set ToDCE bits

RPCmdEI: RStackSave + pRSImage;
T + (GetRSpec[103]) XOR (377C);

RStackSave + T, STKP + RStackSave, NoRegILockOK;
T + (RPToDCE) OR NOT (RTODCEMask);
Stack + (Stack) AND NOT (RTODCEMask);
Stack + (Stack) + (Stack) OR NOT (T);
RS232 + T, TASK;
STKP + RStackSave;

* Check FromDCE bits and post user if they have changed. Note that the bits.are negative * logic. Also, RPNew will1 contain any non-hardware bits that have to be set (like * DataLost, BreakDetected).

T + (RPS232) OR NOT (RFromDCEMask); * Get FromDCE bits
RPNew + (RPNew) OR NOT (T);
T + (RPFromDCE) AND NOT (RNOTLatchedMask); * Save ON lathced bits
RPNew + (RPNew) OR (T);
T + (RPNew) XOR (T); * Compare to new FromDCE bits
LU + (RPNew) XOR (T); * Compare to new FromDCE bits
COTO [RNODCEChange, ALU=0], T + (RPTcSB) + (RIndexMask);
LoadPage[RUPage];
RNODCE(Linge: RNew + OC;
COTO [RRODCEChange, RNew + (RState) AND NOT (RPActive);
```

```
SET TASK[RFTask];
                     ON PAGE[RFPage];
 * Input event, have received a character. Dispatch on input event.
     Events are:

    Events are:
    0 => Received a good character. Store it in IOCB buffer.
    1 => Received break. NOT IMPLEMENTED YET.
    2 => Received character with parity error. Set error and store character in IOCB.
    3 => Received character with frameing error. Set error and store character in IOCB.

RIFrameStart: CALL [RGetPtrIOCB], T ← (RftrCSB) + (RIndexIOCBIn);
RFState ← (RFState) OR (RFStateInput);
CALL [RGetPtrs], UseCTask;
GOTO [RIDataLost, ALU=0],$RIEventDisp[RData];
DISP[.+1], RTemp2 ← RStatFrameErr;
                    GOTO [RIStoreChar], AT [RIEventLoc,0];
GOTO [RIFinish], AT [RIEventLoc,1];
RTemp2 & RStatParityErr, AT [RIEventLoc,2];
NOP, AT [RIEventLoc,3];
                    CALL [RSetStatus];
 * Character received, store it in buffer. If not enough room in buffer, advance to next
* IOCB unless RCmdEnd set in which case set DATALOST and wait for frame to end.
* If the current state is zero, check if SYN characther and throw away if so.
 RIStoreChar: RFStateDisp[RFState];
DISP[.+1], T \leftarrow RSyncChar;
                   GOTO [RICheckSyn], LU + (RData) - T,
GOTO [RINoCheck], T + RRCOunt + (RRCount) + 1,
GOTO [RINoCheck], T + RRCount + (RRCount) + 1,
GOTO [RICheckSyn], LU + (RData) - T,
                                                                                                                                                                                   AT [RISynLoc,0];
AT [RISynLoc,1];
AT [RISynLoc,2];
                                                                                                                                                                                    AT [RISymLoc,3];
RICheckSyn: GOTO [RINoCheck, ALUWO], T & (RRCount) & (RRCount) + 1;

GOTO [RINoSave];

RINoCheck: LU & (RMaxCount) - T;

GOTO [RIBufSpace, ALU>*0], LU & (RCommand) AND (RCmdEnd);

RIBufFull: GOTO [RIMustEnd, ALUWO], RRCount & (RRCount) - 1;
                     NOP:
NOF;
CALL [RDoneIOCB];
GOTO [RIStoreChar];
RIMustEnd: CALL [RSetStatus], RTemp2 ← RStatLost;
GOTO [RIEndFrame];
 * Room in buffer. Store character in buffer. This is slightly complicated due to the * fact that we are storing a byte rather than a word. ROffset+RRCount gives the byte * offset into the buffer.
RIBufSpace: ROffSet & (ROffSet) + T;
ROffSet & (ROffSet) - 1;
GOTO [RIStorceven, R EVEN], T & RSH[ROffSet,1];
Pfetch1[RBufBase, RTemp2];
I & RIMMASK[RData], TASK;
RTemp2 & (IHMASK[RTemp2]) OR T;
GOTO [RIDoStore];
RIStorefven: T & LSH[RData,10];
RTemp2 & T;
RIDOStore: T & RSH[ROffSet,1], TASK;
PStore1[RBufBase,RTemp2];
RIDOSC: CALL [RDOBCC];
     Now dispatch on frame state
* Now dispaten on frame state

* States are:

* 0 => just inputted a character, check if special case

* 1 => just inputting first part of BCC, increment state

* 2 => just inputted second half of BCC, check it and end frame

* 3 => counting down to end of frame, if RFState<0 end the frame
                     $RFStateDisp[RFState];
                     DISP[.+1];
 * State = 0. Normal state, check if special type of character.
* State = 0. Normal state, check if special type of character.

* Special types are:

* 0 => not special type. Do nothing.

* 1 => BCC starts accumulating AFTER this character. Set RBCC ← 0

* 2 => BCC received AFTER this character. Increment FState to receiving BCC state.

* 3 => Frame ends in n characters. Set FState to countdown to end of frame.
                    $RICharDisp[RTomp2],
DISP [.+1], RTemp2 + (LDF[RTemp2,16,2])-1;
GOTO [RIFinish], RBCC ← OC,
GOTO [RIFinish], RFState ← (RFState) + (RFStateIncr),
T ← LSH[RTemp2,14],
RFState ← (RFState) + (RFStateIncr3);
GOTO [RICheckEOF], RFState ← (RFState) OR (T);
                                                                                                                                                                       AT [RIFrameLoc, 0];
                                                                                                                                                                    AT [RISpecLoc,0];
AT [RISpecLoc,1];
AT [RISpecLoc,2];
                                                                                                                                                                       AT [RISpector, 3];
 * State = 1. Inputting first half of BCC. Increment FState
                     GOTO [RIFinish], RFState + (RFState) + (RFStateIncr),
                                                                                                                                                                    AT [RIFrameLoc, 1]:
 * State = 2. Got second half of BCC. Check that accumulated BCC is equal to zero \dot{} and set BCC error if not. Then end the frame.
                                                                                                                                                                     AT [RIFrameLoc.2]:
                     GOTO [RIBCCOK, ALU=0];
                     CALL [RSetStatus], RTemp2 ← RStatBCCErr;
GOTO [RIEndFrame], RFState ← (RFState) - (RFStateIncr2);
```

```
* State=3. Ending frame after n characters. Decrement top part of RFState checking it
* first to see if has gone negative. If it has, end of frame has occurred, so reset
* FState and end the frame.

RICheckEOF: SKIPON [R<0], RFState * (RFState) - (RFCountIncr), AT [RIFrameLoc,3];
GOTO [RIFinish];
RFState * (RFState) - (RFStateIncr3);
RIEndFrame: RFStato * (RFState) AND NOT (RFStatoCountBits);
CALL [RBoneIOCB], RState * (RState) AND NOT (RTBStateMask);
SKIPON [ALU=0]. LU * (RCommand) AND (RCmdStart);
BOILOOTO [RILUGFrame, RIFinish, ALU=0];
GOTO [RINOSave];

* Save registers in IOCB
* Save registers in IOCB
* Save registers in CSB
* Check for more work

RIFinish: CALL [RSaveIOCB];
RINOSave: CALL [RSaveIOCB];
RINOSave: CALL [RSaveIOCB], RState * (RState) AND NOT (RIActive);

* No input IOCB, mark Data Lost

RIDataLost: GOTO [RINOSave], RPNew * (RPNew) OR (RFromDCELost);
```

```
SET TASK[RFTask];
              ONPAGE [RFPage];
* Output character has been sent. Load up registers and check if sending BCC. If not, * look at IOCB buffer for a character.
ROFrameStart: CALL [RGetPtrIOCB], T ← (RPtrCSB) + (RIndexIOCBOut);
              CALL [RGetPtrs], UseCTask;
 * Need a character. Dispatch on state
* Redd a character. Dispatch on States

* States are:

* 0 => Line idle. Send syncs

* 1 => Sending syncs.

* 2 => Just sent a character. Get next character from IOCB.

* 3 => Just sent character before BCC. Send first half of BCC.

* 4 => Just sent first half of BCC. Send second half of BCC.

* 5 => Just sent last half of BCC. Idle transmitter.

* 6 => Just idled transmitter. Signal IOCB complete.
RODispatch: $RFStateDisp[RFState];
DISP[.+1], T & RRCount & (RRCount) - 1;
* Idle line. Send first sync and load sync counter
              T + RSyncChar,
                                                                                                                  · AT [ROFrameLoc, 0];
              RData ← T:
                 c ($RSyncCount[RDataMask]) - 1;
              ROSvncCount ← T:
              RFState + (RFState) + (RFStateIncr);
* Sending syncs. Check if enough have been sent, if so start sending characters
             SKIPON [R<0], ROSyncCount ← (ROSyncCount) - 1,
GOTO [RONoSave];
RFState ← (RFState) + (RFStateIncr);
GOTO [ROCheckCount], LU ← RRCount;
                                                                                                                    AT [ROFrameLoc,1];
* A character has been sent, see if any more characters in buffer. 
 * If nothing in buffer, check {\sf EndFrame} bit and if set, end the frame.
ROCheckCount: GOTO [ROGotChar, ALU>=0], LU < (RCommand) AND (RCmdEnd), AT [ROFrameLoc,2];
GOTO [ROEndFrame,ALU#0], RRCount < (RRCount) + 1;
RONextIOCB: NOP;
CALL [RDoneIOCB];
GOTO [RODispatch];
^\ast Got character, send it. Again, things are slightly complicated by the fact that we ^\ast are sending a byte rather than a word.
ROGotChar: T ← (RMaxCount) - T;

ROTTSet ← (ROTTSet) + T;

ROTTSet ← (ROTTSet) - 1;

T ← RSH[ROTTSet, 1], TASK;

PFetch1[RBufBase, RData];

GOTO [ROSendOdd, R ODD], LU ← ROTTSet;

ROSendEven: GOTO [RODOBCC], RData ← RSH[RData, 10];

ROSendOdd: GOTO [RODOBCC], RData ← RSHASK[RData];
* End of frame, since we got here, we must want to end frame, so set state to idling
* transmitter.
ROEndFrame: RFState ← (RFState) + (RFStateIncr4);
GOTO [RONoSave], RData ← 100000C;
st Just sent character before BCC, send first BCC character and increment state
                     T ← RHMASK[RBCC],
ROSendBCC:
                                                                                                                                    AT [ROFrameLoc, 3];
             RData ← T;
ROIncrFrame: GOTO [RONoSave], RFState + (RFState) + (RFStateIncr);
* Just sent first half of BCC, send the second half.
             GOTO [ROSendBCC], RBCC ← RSH[RBCC, 10],
                                                                                                                       AT [ROFrameLoc, 4];
* Just sent second half of BCC, look for more characters
RUIdleXmtr: RFState \leftarrow (RFState) - (RFStateIncr3), GOTO [ROCheckCount], LU \leftarrow RRCount;
                                                                                                                            AT [ROFrameLoc, 5];
* Just idled transmitter, mark IOCB complete and advance to next IOCB
              GOTO [RONextIOCB], RFState ← (RFState) - (RFStateIncr6),
                                                                                                                      AT [ROFrameLoc, 6];
* Calculate BCC and check for special characters

* Save IOCB registers

* Save CSB registers

* Check for more work
                            CALL [RDoBCC];
RODOBCC: CALL [RDoBCC];

$RICharDisp[RTemp2];

DISP [.+1];

GOTO [ROFinish],

GOTO [ROFinish], RBCC ← OC,

GOTO [ROFinish], RFState ← (RFState) + (RFStateIncr),

ROFinish: CALL [RSaveCSB], T ← (RPtrCSB) + (RIndexIOCBOut);

GOTO [RChkActive], RState ← (RState) AND NOT (ROActive);
                                                                                                                       AT [ROSpectoc,0];
AT [ROSpectoc,1];
AT [ROSpectoc,2];
AT [ROSpectoc,3];
```

```
SET TASK[RFTask];
ONPAGE[RFPage];
* Fix up base register
RFixBaseReg: T ← (LSH[RBufBaseLo,10]) + 1;
REfURN, RBufBaseLo ← (RBufBaseLo) OR (T);
* Set completion status
RSetStatus: LU \leftarrow (RComp) AHD (RCmpStatus); GOFO [RRTask, ALU#0], T \leftarrow (RTemp2) OR (RCmpError); RComp \leftarrow (RComp) OR (T);
 * Save IOCB ptrs
                  CB: T ← (RPtrIOCB) + (RIndexCount);
RETURN, PStore4[RBasePage0, RRCount];
 {\tt RSaveIOCB:}
 * Save CSB ptrs
RSaveCSB: PFetch1[RBasePage0, RPtrIOCB];
LU ← RPtrIOCB;
RETURN, PStore4[RBasePage0, RPtrIOCB];
                   ON PAGE [RBPage];
 * Point to next IOCB
                  CB: PFetch1[RBasePage0, RNext];
DBLGOTO[.+1,.+2, R ODD], LU + RFState;
COTO [.+2], I + (RPtrCSB) + (RIndexIOCBIn);
COTO [.+1], I + (RPtrCSB) + (RIndexIOCBOut);
LU + RNext;
PStore1[RBasePage0,RNext];
I + RNext;
RETURN, RPtrIOCB + T;
 RNextIOCB:
* Post Complete
RPost: RStackSave ← pNWW;

T ← (GetRSpec[103]) XOR (377C); * read stkp

STKP ← RStackSave, RStackSave ← T, NoRegilockOK;

T ← RIcmp2;

Stack ← (Stack) OR (T);

RIcmp2 ← pRSImage;

STKP ← RTemp2;

T ← Stack ← (Stack) OR (10C);

RS232 ← T;

RETURN, STKP ← RStackSave;
                   END:
```

Last modified by BRD on June 1, 1979 $\,$ 12:13 PM Version 3.0 $\,$

insert[RS232Byte];
insert[RS232Test];

END;

```
* Last modified by Danielson on August 28, 1979 1:06 PM, fix conflicts caused by moving CSB to GlobalDefs * modified by Chang on August 22, 1979 6:04 PM, move CSB to Globaldefs * modified by Chang on August 2, 1979 1:12 PM, change CSB assignment * modified by BRD on June 3, 1979 4:40 PM
TITLE [RS232Defs];
                                                          * Definitions for RS232C microcode
Set[RBPage,2];
Set[RFPage,1];
Set[RFTask,4];
Set[RBTask,5];
* Register used to notify at correct task
              SET TASK[0];
RV[RO,
                                0]; * Register 0
* Registers (Timer task) must match those used by Kernel
              SET TASK[16];
RV[RXNotify,
                              52]; * Input/Output/Poller Notify reg
51]; * Frame Notify reg
RV[R[Notify,
* Registers (RS232 Frame task)
              SET TASK[RFTask];
                                    0]; * Unused
1]; * Temporary reg
2]; * New FromDCE bits
3]; * Subroutine return save
RV[R[emp0,
RV[RTemp2,
RV[RPNew,
RVFRSave.
 * The following 12 registers are loaded using three Pfetch4s. They should be quad word
* aligned
                                    4]; * Base of IOCB buffer (even reg)
5]; * Base of IOCB buffer (odd reg)
6]; * IOCB next pointer
7]; * IOCB offset field
RV[RBufBase,
RV[RBufBaseLo,
RV[RNext,
RV[ROffset,
                                  10]; * IOCB count field
11]; * IOCB max count field
12]; * IOCB command field
13]; * IOCB completion IOCB field
RV[RRCount,
RV[RMaxCount,
RV[RCommand,
RVERComp,
RV[RPtrIOCB,
RV[RData,
RV[RFState,
RV[RBCC,
                                  14]; * Ptr to start of IOCB
15]; * Data from bit task
16]; * Frame state
17]; * Frame BCC
* Registers (RS232 Poller)
RV[RPToDCE,
RV[RPFromDCE,
                                  10]; * Command/ToDCE from CSB
11]; * FromDCE from CSB
* Registers (RS232 Bit task)
              SET TASK[RBTask];
                                  20]; * State:
21]; * Mask containing character length info
22]; * Input data register
23]; * Output data register
RV[RState,
RV[RState,
RV[RDataMask,
RV[RIData,
RV[ROData.
                                  24]; * Register to save current stack pointer
25]; * Bit task temporary
26]; * Frame wakeup timer
27]; * Pointer to CSB
RV[RStackSave,
RV[RBTemp1,
RV[RFrameTimer1,
RV[RPtrCSB,
RV[RIFullBitLo.
                                  30]; * Input bit timer
                                  30]; *Input bit timer
31]; *Input half bit timer (start bit detection)
33]; *Output bit timer
34]; *Output bit timer
RV[RIFUllBitHi, RV[RIHalfBitLo,
RV[RIHalfBitHi,
RV[ROFullBitLo,
RV[ROFullBitHi,
RV[RISyncTimer, RV[ROSyncTimer,
                                  30]; * Input timer register
31]; * Output timer register
32]; * Output sync counter
33]; * SYN character
RV[ROSyncCount,
RV[RSyncChar,
RV[RI1Count, RV[RO1Count,
                                   32]; * Input 1 counter 33]; * Output 1 counter
RV[RBasePage0,
RV[RBasePage0Lo,
                                   36]; * Base for page 0 37];
```

* ICCB

* Fields in IOCB Command

```
MC[RCmdWakeAll,100000]; * WakeUpAlways
MC[RCmdWakeErr,940000]; * WakeUpOnError
MC[RCmdStopErr,020000]; * StopOnError
MC[RCmdStart, 010000]; * StartOfFrame
MC[RCmdEnd, 0040001]; * EndOfFrame
MC[RCmdRoserve,002776]; * LeftOverBits
MC[RCmdCommand,000001]; * Command field
```

* Fields in IOCB Completion

```
MC[RCmpProc. 100000]: * Processed
MC[RCmpError. 040000]: * Error
MC[RCmpEnd. 020000]: * Endofframe
MC[RCmpReserve. 017760]: * LoftOverBits
MC[RCmpStatus. 000017]: * Completion status
```

* Status field in IOCB Completion

```
MC[RStatUnused, 0]; * Not used
MC[RStatOk, 1]; * Successful
MC[RStatLost, 2]; * DataLost
MC[RStatTout, 4]; * TimeOut
MC[RStatDcErr, 5]; * Checksum error
MC[RStatParityErr, 6]; * Parity Error
MC[RStatParityErr, 6]; * Parity Error
MC[RStatParene, 7]; * FramingError
MC[RStatBadChar, 10]; * InvalidChar
MC[RStatAbort, 10]; * InvalidChar
MC[RStatAbort, 12]; * 10CB aborted
MC[RStatDisater, 14]; * Disaster
```

SET[RStateResetBit, 110004];

* State of RState after Reset command

```
* RState Registers fields
 * Input bit states
MC[RIBStateMask,
MC[RIBStateIncr,
                                               000360];
000020];
                                                                         * Input bit state bits + input parity bit * Increment for input bit state
* Output bit states
                                              000017];
000002];
000004];
000006];
000010];
MC[ROBStateMask,
                                                                          * Output bit state bits * output parity bit * Increment for output bit state
MC[ROBStateIncr,
MC[ROBStateIncr2,
MC[ROBStateIncr3,
MC[ROBStateIncr3,
MC[ROBStateIncr4,
MC[ROBStateIncr5,
* RState Misc
MC[RXActive, 100000];
MC[RIActive, 040000];
MC[ROActive, 020000];
MC[RPActive, 010000];
MC[RIreakInProgress, 0000400];
MC[RActiveMask, 170000];
                                                                          * Someone active (must be minus bit)
* Input active
* Output active
* Poller active
* Break in progress
* Activity bits
                                               000200];
000001];
                                                                          * Input parity mask
* Output parity mask
MC[RIParityMask,
MC[ROParityMask,
SET[RIParityBit,
SET[ROParityBit,
                                                                          * Input parity bit
* Ouput parity bit
                                                       10];
17];
```

*FState bits

* Note: Upper byte is cleared at end of frame

```
MC[RFCountIncr, 010000];
MC[RFStateCountBits, 170000];
MC[RFStateMask, 000016];
MC[RFStateInput, 000001];
MC[RFStatoIncr,
MC[RFStateIncr2,
MC[RFStatoIncr3,
MC[RFStateIncr4,
MC[RFStateIncr5,
MC[RFStateIncr5,
MC[RFStateIncr6,
                                                                                                   000002];
000004];
000006];
000010];
000012];
000014];
```

Increment value to countdown
Bits used in EOF countdown
Fstate bits
Receiver active (must be ODD bit)

* FState increments

* RIData Events

```
MC[RIDataGoodChar, 000000]; * Got a good character (async, byte sync, bit sync)
MC[RIDataAbrt, 000400]; * Break detected (async)
MC[RIDataParityErr, 001000]; * Got an abrt (bit sync)
MC[RIDataFlag, 001000]; * Parity error (async)
MC[RIDataFrameErr, 001400]; * Framing error (async)
MC[RIDataIdle, 001400]; * Idle line (bit sync)
```

* RDataMaskBits

MC[RDataSlow,	000001];	* Slow speed, less than 1200 baud
MC[RDataSizeMask,	000360];	 Bits for data size in bits

* Indices into CSB and IOCB

MC[RIndexStartStop,	07;	*	Index	to	start/stop status
MC[RIndexMask,	1];				naked notify mask bits
MC[RIndexToDCE,	2 1;				ToDCE bits/Command
MC[RIndexFromDCE,	31;	*	Index	to	FromDCE bits
MC[RIndexfOCBOut,	41;				Output IOCB pointer in CSB
MC[RIndexCharOut,	5];				Output character buffer
MC[RIndexFStateOut,	61;				Output FState
MC[RIndexBCCOut,	71;				Output BCC
MC[RIndexIOCBIn,	10];				Input IOCB pointer in CSB
MC[RindexCharIn,	11];				Input character buffer
MC[RIndexFStateIn,	12];	*	Index	to	Input FState
MC[RindexBCCin,	137;	*	Index	to	Input BCC
MC[RIndexBCCTable,		¢	Index	to	BCC table pointer
MC[RIndexParm.	16j;				Parameter block pointer
MC[RIndexBufPtr,	07;	*	Index	to	Buffer pointer in 1008
MC[RIndexNext,	2];				Next IOCB field in IOCB
MC[RIndexOffset,	31:				Offset field in-IOCB
MC[RIndexCount,	4];				Count field in IOCB
MC[RIndexMaxCount,	51:				MaxCount field in IOCB
MC[RIndexCommand,	6];				Command field in IOCB
MC[RIndexComp,	7];	191	Index	to	Completion field in IOCB

* TIMER CONSTANTS

* RS232 AT Locations

* The following four linkages are set up via a RS232Link SID instruction

```
* Dispatch macros
```

```
M@[$RIBitDisp, DISPATCH[#1,11, 3]]; * Dispatch on input bit state M@[$ROBitDisp, DISPATCH[#1,14, 3]]; * Dispatch on output bit state M@[$RIEventDisp, DISPATCH[#1,14, 3]]; * Dispatch on input event M@[$REStatebisp, DISPATCH[#1,14, 3]]; * Dispatch on input event M@[$REStatebisp, DISPATCH[#1, 14, 3]]; * Dispatch on spec char type M@[$RIJustDisp, DISPATCH[#1, 0, 2]]; * Dispatch on spec char type M@[$RParityDisp, DISPATCH[#1, 0, 3]]; * Dispatch on parity type M@[$REMDIsp, DISPATCH[#1, 0, 4]]; * Dispatch on parity type M@[$RStopBits, LDF[#1, 6, 2]]; * Load stop bit count M@[$RStopBits, LDF[#1, 14, 3]]; * Load stop bit count
```

* Other macros

M@[SKIPON, GOTO[.+2,#1]];

* Skip Macro

END;

```
Insert[DOLang];
NoMidasInit;LangVersion;MultDIB;
        Title[RS232Occupied];
* Generated by BRD on June 25, 1979 11:54 AM
* Locations reserved on page 0
        IMRESERVE[0, 0, 400];
* Locations reserved on page 1
* Locations reserved on page 2
        IMRESERVE[2,100,210];
IMRESERVE[2,374,4];
* Locations reserved on page 3
        IMRESERVE[3, 0, 400];
* Locations reserved on page 4
        IMRESERVE[4, 0, 400];
* Locations reserved on page 5
        IMRESERVE[5, 0, 400];
* Locations reserved on page 6
        IMRESERVE[6, 0, 400];
* Locations reserved on page 7
        IMRESERVE[7, 0, 400];
* Locations reserved on page 10B
        IMRESERVE[10, 0, 400];
* Locations reserved on page 11B
        IMRESERVE[11, 0, 400];
* Locations reserved on page 12B
        IMRESERVE[12, 0, 400];
* locations reserved on page 13B
        IMRESERVE[13, 0, 400];
* Locations reserved on page 14B
        IMRESERVE[14, 0, 400];
* Locations reserved on page 15B
        IMRESERVE[15, 0, 400];
* Locations reserved on page 16B
        IMRESERVE[16, 0, 400];
* Locations reserved on page 17B
        IMRESERVE[17, 0, 400];
        END;
```

```
insert[dolang];
NOMIDASINIT; LANGVERSION; MULTDIB;
insert[GlobalDofs];
          TITLE[RS232SIO];
* Last modified by Chang on June 26, 1979 11:02 AM; move to Globalders 
* modified by Johnsson on June 13, 1979 3:03 PM; new registers 
* modified by BRD on June 3, 1979 4:09 PM 
* added RS232 SIO address constants
* RS232 SIO instructions
* M@[$RSetDispLo, AND@[ADD[LSHIFT[#1,14],#2],377]C];
* M@[$RSetDispHi, AND@[ADD[LSHIFT[#1,14],#2],177400]C];
Set[RBPage,2];
Set[RFPage,1];
Set[RXDispatchLoc,ADD[LSHIFT[RBPage,10],010]];
Set[RFDispatchLoc,ADD[LSHIFT[RFPage,10],000]];
          SET TASK [16];
ONPAGE [EEPage];
* The following two definitions must match those in Timer code.
* RV[RFNotify,46];
* RV[RXNotify,47];
                               * Register containing frame notify values
* Register containing bit notify values
* RS232 SIO noop (00)
RSIORet:
                     RETURN,
                                                                                                     AT [RS232SIOLoc, 0];
* RS232 SIO stop (01)
* Set dispatch address to be RS232SIOLoc+4
           AT [RS232STOLoc, 1];
* RS232 SIO start (02)
          * RS232 SIO unused (03)
           RETURN,
                                                                                           AT [RS232SIOLoc,3];
* Following four RETURNs used to turn off RS232 notifies
RS232Ret:
                                                                                                  AT [RS232SIOLoc, 4];
           RETURN.
                                                                                           AT [RS232SIOLoc, 5];
AT [RS232SIOLoc, 6];
                                                                                           AT [RS232STOLoc,7];
           RETURN,
           end[RS232SI0];
```

```
* Test program for RS232C Microcode Loopback test
    * Version 3.0
* Last modified by BRD on April 30, 1979 6:22 PM
    SET[TestPage, 4];
                                      SET TASK[0];
ON PAGE[TestPage];
     * Restart Tocation.
     RV[R0, 0];
                                                                                                                                                                                     * Temp
  RV[RO, 0];
RV[R1, 1];
RV[R1, 2];
RV[RBase0, 4];
RV[RBase0, 5];
RV[RInBurto, 7];
RV[RInBurto, 7];
RV[ROUBBurto, 11];
RV[ROUBBurto, 11];
RV[RTNBase, 12];
RV[RTNBayto, 13];
                                                                                                                                                                                   * Temp
                                                                                                                                           * Tomp

* Page 0 base reg

* Page 0 base reg

* Input buf base reg

* Input buf base reg

* Output buf base reg

* Input ICCB pointer

* Output ICCB pointer

* Output Character

* Output Character
   RV[RIBBSE, 12];
RV[RIBBSE, 13];
RV[ROUTBASE, 14];
RV[ROUTBSE, 15];
RV[RCnt, 16];
RV[ROff, 17];
RV[RCSBBase, 20];
  SET[RStartLoc,ADD[LSHIFT[TestPage,10],10]];
Set[RXDispatchLoc,ADD[LSHIFT[RBPage,10],010]];
Set[RFDispatchLoc,ADD[LSHIFT[RFPage,10],000]];
Set[RS232SIOLoc,ADD[LSHIFT[TestPage,10],000]];
Set[RSLoc,ADD[RS232SIOLoc,1]];
MC[Imr38conreg,324]; *RM 324 holds 38usec timer restart constant
                                                                                                                                           * Notify task 0 at Start
  RS: T ← RO; * Notify task 0 · RO ← AND@[0377, RStartLoc]C; RO ← (RO) OR (AND@[007400, RStartLoc]C); APC&APCTask ← RO; RTIURN, RO ← T; * Restore RO RStart: ClearMpanel, AT[RStartLoc]; RBase0 ← OC; RBase0 ← OC;
     * Clear out memory from 1000 to 2000
  * Incrment MPanel and check buffers

RInBase & 2000C;
RInBase & (RinBase) + (200C);
ROutBase & 200C;

RLoop: CALL [ +1];

T & (RinBase) + (RindexComp);
PFotchi[RBase0, R1]; * Check Completion
LU & (R1) AND (RCmpProc);
COTO [RGotInput, ALU#0];

T & (ROutBase) + (RindexComp);
PFotchi[RBase0, R1]; * Check Completion
LU & (R1) AND (RCmpProc);
COTO [RGotOutput, ALU#0];
RETURN;

RGotOutput; R1 & (R1) AND NOT (RCmpProc);
PStorel[RBase0, R1];

T & (ROutBase) + (RindexMaxCount);
PFotchi[RBase0, R1];

T & (ROutBase) + (RindexCount);
COTO [RLoop], PStorel[RBase0, R1];

RGotInput; IncMPanel;
R1 & (R1) AND NOT (RCmpProc);
PStorel[RBase0, R1];

T & (RinBase) + (RindexBufftr), TASK;
PFotch2[RBase0, RinBuf];

T & (RSH[RInBufto,10]) + 1;
RInBufto & (RInBufto) OR (T);
T & (ROutBase) + (RindexBufftr), TASK;
PFotch2[RBase0, ROutBuf];
T & (LSH[ROUtBufto,10]) + 1;
ROutBufto & (RInBufto) OR (T);
T & (RInBase) + (RindexCount);
PFotch1[RBase0, ROutBuf];
T & (RInBase) + (RindexCount);
PFotch1[RBase0, RCnt];
T & (RInBase) + (RIndexCount);
PFotch1[RBase0, RCnt];
T & (RInBase) + (RIndexOffSet);
    * Incrment MPanel and check buffers
```

```
PFetch1[RBase0, ROff];
RCompLoop: 1 + ROff;
LU + (RCnt) - T;
GOTO [REndLoop, ALU=0];
CALL [RGetInByte];
CALL [RGetOutByte];
CALL [RGetOutByte];

T & RInByte;
LU & (ROutByte) - T;
COTO [RCompLoop, ALU=0], ROFF & (ROFF) + 1;
BREAKPOINT;

REndLoop: T & (RInBaso) + (RIndexCount);
R1 & OC;
PStorel[RBase0, R1];
T & (RInBaso) + (RIndexNext);
PFetch1[RBase0, RInBaso];
T & (ROutBase) + (RIndexNext);
GOTO [RLoop], PFetch1[RBase0, ROUtBase];
  * Subroutine to set up TPC link for frame code
                 : R1 ← $RSetDispLo[0,RS232StartLoc];
GOTO [RFDoDisp], R1 ← (R1) OR ($RSetDispHi[0,RS232StartLoc]);
  * Subroutine to fake RS232 SIO Start Instruction
                RFDoDisp:
  RDoTask:
* Subroutine to issue a poller commands
                 T ← (RCSBase) + (RIndexToDCE);
PFetch1[RBase0, R2];
                 Pretchighasou, R2j;

T ← R1;

R2 ← (R2) OR (T);

T ← (RCSBBase) + (RIndexToDCE);

CALL [RWaitUmd], PStore1[RBase0, R2];

H. MOP.
 RWaitCmd;
NOP;
                 NOP;
NOP;
                 NOP;
PFetch1 [RBase0, R2];
LU ← LHMASK[R2];
SKIPON [ALUWO];
APC&APCTask ← R0;
RETURN;
  * Set 38 usec timer
 RSet38Timer: R0 ← (tmr38conreg);
                 stkp \in RO ; stack \in (50000c) ; stack \in (50000c) ; stack \in (stack) or (176c) ; *simple timer,value 7,slot 16 loadtimer[stack] ;
 * Get Input byte
RGctInByte: T 

RSH[ROFF,1];

PFetch1[RInBuf,RInByte];

SKIPON [R ODD], LU 

ROFF;

RGctInEven: RETURN, RInByte 

RSH[RInByte,10];

RGctInOdd: REFURN, RInByte 

RHMASK[RInByte];
  * Get Output byte
 RGctOutByte: T ← RSH[ROff,1];

PFetch1[ROutBuf,ROutByte];

SKIPON [R ODD], LU ← ROff;

RGctOutEven: RETURN, ROutByte ← RSH[ROutByte,10];

RGctOutOdd: RETURN, RoutByte ← RHMASK[ROutByte];
```

```
* RS232 SIO code
           SET TASK [16];
* RS232 SIO noop (00)
                                                                                                          AT [RS232S10Loc,0];
RSIORet:
                     RETURN,
* RS232 SIO start (01)
           AT [RS232SIOLoc,1];
* RS232 SIO stop (02)
* Set dispatch address to be RS232SIOLoc+4
            \begin{array}{lll} RXNotify \leftarrow \$RSetDispLo[RBTask,ADD[RS232SIOLoc,4]], & AT [RS232SIOLoc,2]; \\ T \leftarrow RXNotify \leftarrow (RXNotify) & OR (\$RSetDispHi[RBTask,ADD[RS232SIOLoc,4]]); \\ RETURN, & RFNotify \leftarrow T; \\ \end{array} 
* RS232 SIO unused (03)
           RETURN,
                                                                                               AT [RS232SIOLoc,3];
* Following four RETURNs used to turn off RS232 notifies
                                                                                              AT [RS232SIOLoc,4];
AT [RS232SIOLoc,5];
AT [RS232SIOLoc,6];
AT [RS232SIOLoc,7];
           RETURN,
RETURN,
           RETURN,
END;
```

```
BUILTIN[INSRT,24];
INSRT[DOLANG];
NOMIDASINIT;MULTDIB;
TITLE[Timor];
INSRT[GlobalDefs];
* Last Modified by Chang on August 20, 1979 6:49 PM, move finer's regs * Modified by Johnsson on July 10, 1979 7:10 PM, New Kernel faults * Modified by Chang on June 1, 1979 6:18 PM, RXNotify = 52 * Modified by Sandman on May 8, 1979 12:16 PM * Added Pilot high resolution timer;
* Modified by Sandman on April 6, 1979 7:36 PM * Pinned down timer code;

    modified March 26, 1979 1:07 PM - added RS232C hooks
    added poller dispatch code in realtime clock
    added bit and frame dispatch code in timer dispatch table

* Modified March 22, 1979 9:35 PM by Chang for PushButton Boot
* replaced "CheckStop" and "CheckStop1" by "TimerRet"
* Based Kernel.mc by CPT March 1, 1979
IMRESERVE[1,0,100]; * Don't use EPROM area
IMRESERVE[2,0,100]; * Don't use EPROM area
RV[temp,51];
RV[initr0,52];
RV[initr1,53];
RV[initr2,64];
RV[initr3.65];
 * The following definitions MUST MATCH THOSE IN RS232C MICROCODE!!!
SetTask[TTask];
RV[EONotify, 40]; * |
RV[RYNotify, 46]; * |
RV[RXNotify, 47]; * |
End of RS232 definitions

* Register containing notify value for Ethernet
* Register containing frame notify values
* Register containing bit notify values

RV[RSImage, 42]: *Image of RS232 hardware register
* RV[RW0,37]; *temporary for ControlStore address during initial clear and read/write RV[RW0,56]; *temporary for ControlStore address during initial clear and read/write
* RV[RTCLOW,25];
RV[RTCLOW,55];
* RV[TMR38CON,24];
RV[TMR38CON,54];
                                                      *low half of Alto Reallime clock
*low half of Alto Reallime clock
*constant for 38usec timer
*constant for 38usec timer
RV[RTIMER.57];
RV[REFR.77];
                                                      *refresh timer register
*refresh address
RVER377.771:
                                                      *use this register to clear R file
SET[BootStartLoc,add[Ishift[TimerinitPage2,10],372]];*Push button start loc. SET[ReadyToGoLoc,add[Ishift[TimerinitPage2,10],374]];*End of PreInitialization
                                    OnPage[TimerinitPage2];
SetTask[0];
BootStart:
                  temp (1000c), at[BootStartLoc]; * set task #0 temp (temp) or (116C); apc&apctask (temp; * gotop Write CS Loc1
                  Return;
MC[FaultLoc, 100];
Set[BeginFault, 100];
OnPage[fimerinitPage1];
SetTask[0];
* Write at Location 1:

* T \( \times \text{APC&APCTask, goto[FaultOccured], AT[1];} \)
                  initr0 ← (50000C), at[1116];
initr0 ← (initr0) or (150c);
initr1 ← (65000C);
initr1 ← (initr1) or (1c);
initr2 ← (15C);
initr3 ← (1C);
t ← initr2;
LU ← initr0; *T has data:
APC&APCTASK ← initr3;
WRITECSOR2;
LU ← initr1.
                                                      *T has data 2
                  LU ← initr1;
APC&APCTASK ← initr3;
                  APC&APCTASK (initr3;
WRITECS1;
initr0 ( (45C);
initr1 ( (1000C);
initr1 ( (initr1) or (177C);
initr2 ( (3C);
initr3 + (0C);
t ( initr2;
LU ( initr0; *T has data 2
APC&APCTASK ( initr3;
WRITECS0&2;
Ill ( initr1;
                                                      *T has data 2
                  LU ← initr1;
APC&APCTASK ← initr3;
                  WRITECS1;
temp + (161000C); * notify task #16
temp + (temp) or (376C);
```

```
apc&apctask + temp;
                           SetTask[TTask];
RTMP + (100000C), at[1376];
SS: LOADTIMER[RTMP]; *Clear out all Timers
RIMP + (1900000),
CLRTIMERS: LOADTIMER[RIMP]; *Clear out a...

T + OC;
RS232 + T;
RTMP + (RTMP) + 1, RESETMEMERRS; *Clear any pending memory errors
LU + (RTMP) AND (17C); *there are 16d timers
REFR + (OC), DBLGOTO[INITDONE, CLRTIMERS, ALU=0];
 INITIDONE:
LoadPage[TimerPage];
RSImage + Oc. gotop[SetUpRef];
                                                   OnPage[TimerPage];
SetTask[TTask];
 SET[TimerBase, ADD[LSHIFT[TimerPage, 10], 300]];
SET[TimerTable, ADD[LSHIFT[TimerPage, 10], 340]];
SET[AuxTimerTable, ADD[LSHIFT[TimerPage, 10], 360]];
SET[RefreshBase, ADD[LSHIFT[TimerPage, 10], 244]]; * share mc1 dispatch table
  SetUpRef:
LU ← TIMER;
                                                                                                   *Set up the Refresh timer
 LU c TTMER; *Set up the Refresh timer

RTIMER ( (50000C);

RITMER c (RTIMER) OR (257C); *simple timer,value 10d,slot 17b

LOADTIMER[RTIMER];

call[TimerReturn], AT[TimerBase, 35];

IimerWakcup: *Timer wakeups come here

t c (Dispatch[Timer,14,4]), AT[fimerBase, 36];

DLSP[Timers], AT[TimerBase, 37];
  TimerReturn:
                           RTMP + (1000C); * transfer to task #0
RTMP + (RTMP) or (374C);
apc&apctask + RTMP; * goto ReadyToGo
                                                   OnPage[TimerinitPage2];
SetTask[0];
                          LoadPage[InitPage], at[ReadyToGoLoc];* goto START of Initialization gotop[START];
  ReadyToGo:
   OnPage[0];
Setfask[17];
*Page Zero stuff
*We put the deci
   *We put the instruction for BufferRefill here..
   **337/x: gotop[.], at[37/]; *dummy

* following 2 words replaced by the microcodes

* loadpage[0], goto[x347x], at[0]; *buffer refill code is on page 0

* T \( \times \text{APCTask}, \text{goto}[\text{FaultOccured}], \text{AT[1]}; \quad \text{*First}, \text{must save apc}
                          cured:

RXAPC < T, AT[BeginFault];

T < GETRSPEC[147], AT[101];

*ctask, ncia

RXCTASK < T, AT[102];

T < (GETRSPEC[103]) xor (377c), AT[103];

*sstkp, stkp (stkp is read compleme

RXSTK < T, AT[104];

RIMP < 20c, AT[105];

*Set stkp to 20 in case there was a stack overflow pending

Stkp < RTMP, AT[106];

T < (GETRSPEC[107]) xnor (0c), AT[107];

*aluresult, saluf (both read complemented)

RXALU < T, AT[110];

T < GETRSPEC[157], LOADPAGE[0], AT[111];

*page, parity, bootreason

RXPPB < T, RESETERRORS, GOTO[FaultStart], AT[112];
  FaultOccured:
                                                                                                                                                                              *sstkp, stkp (stkp is read complemented)
                                                   OnPage[TimerPage];
  *Timer dispatch table for task 16
SetTask[TTask];
                         REFRESH[REFR], goto[RefreshNext], AT[TimerTable,00]; *slot 17
ADDTOFIMER[TMR38CON], goto[RTCNext], AT[TimerTable,01]; *slot 16
GOTO [TimerRet], APC&APCTask & RFNotify, AT[TimerTable,02]; *slot 15 -- frame dispatch
RETURN, AT[TimerTable,03]; *slot 14
RETURN, AT[TimerTable,04]; *slot 13
APC&APCTask & EONotify, GOTO[TimerRet], AT[TimerTable,05]; *slot 12 (Ethernet slot = EOTask)
RETURN, AT[TimerTable,06]; *slot 11
RETURN, AT[TimerTable,07]; *slot 10
RETURN, AT[TimerTable,10]; *slot 07
APC&APCTask & EONotify2, GOTO[TimerRet], AT[TimerTable,11]; *slot 06 (Ethernet slot = EOTask2)
RETURN, AT[TimerTable,12]; *slot 05
RETURN, AT[TimerTable,13]; *slot 04
RXNotify & (RXNotify) OR (RONotify), GOTO[.+2], AT[TimerTable,14]; *slot 03 (RS232 output)
RXNotify & (RXNotify) OR (RONotify), GOTO[.+1], AT[TimerTable,15]; *slot 02 (RS232 output)
ify:
  RXDoMotify:

APC&APCTask ← RXNotify, GOTO[RXReturn], AT[TimerTable,16]; *slot 01 (RS232 input)

APC&APCTask ← RXNotify, GOTO[RXReturn], AT[TimerTable,17]; *slot 00 (RS232 input)
   AuxTimers:
                          rs:
goto[.], AT[AuxTimerTable, 00];
goto[.], AT[AuxTimerTable, 01];
* Alto Real Time Clock (Used at RTCNext)
goto[.], AT[AuxTimerTable, 03];
goto[.], AT[AuxTimerTable, 04];
goto[.], AT[AuxTimerTable, 05];
goto[.], AT[AuxTimerTable, 06];
goto[.], AT[AuxTimerTable, 06];
goto[.], AT[AuxTimerTable, 07];
```

```
goto[.], AT[AuxTimerTable, 10];
goto[.], AT[AuxTimerTable, 11];
goto[.], AT[AuxTimerTable, 12];
goto[.], AT[AuxTimerTable, 12];
goto[.], AT[AuxTimerTable, 14];
goto[.], AT[AuxTimerTable, 14];
goto[.], AT[AuxTimerTable, 14];
goto[.], AT[AuxTimerTable, 14];
goto[.], AT[AuxTimerTable, 16];
goto[.], AT[AuxTimerTable, 17];
goto[.], AT[AuxTimerTable, 16];
goto[.], SETFAULT, AT[RefreshBase, 12];
goto[.], SETFAULT, AT[RefreshBase, 12];
return, AT[RefreshBase, 20];
goto[.], SETFAULT, AT[RefreshBase, 12];
return, AT[RefreshBase, 20];
goto[.], SETFAULT, AT[RefreshBase, 16];
"Increment RTCLOW by 40. The display task will check the
"sign bit, and increment MM 430 and clear the bit if it is on.
"lost if time for an RS232 pol1 (overy 256 x 38 usec, ~ 10 msec)
RTCMaxt:
RXRoturn:
RXRoturn;
RXRoturiy (RXHotify) AND HOT (3C), return, AT[AuxTimerTable, 15];
RXNotify (RXHotify) AND HOT (3C), return, AT[AuxTimerTable, 15];
RXNotify (RXHotify) OR (RPNotify), GOTO[RXDONotify], AT[AuxTimerTable, 14];
ENO;
```

```
TITLE[uiDEFS];
 *last edit by Chang August 20, 1979 6:36 PM, move fimer's regs

* edit by CPT December 22, 1978 3:18 AM

* edit by Sandman March 23, 1979 3:02 PM
 *UIDEFS.MC -definitions for IUTFP revision I
 SET[uiUTFPBASEADDR, LSHIFT[uiUTFPPAGE, 10]]; *FIRST ADDRESS OF UTFP PAGE
 *REGISTERS AND CONSTANTS USED BY UTFP TASK
 SETTASK[uiUTFPTASK];
SET[uiREADSTATREG,1];
SET[uiDBREG,1];
SET[uiCREG,2];
SFT[uiREUF,3];
SET[uiCXREG,4];
SET[uiRTAB,5];
SET[uiBPREG.6];
SET[uiCURSM,7];
SET[uiDBADDR,ADD[lshift[uiUTFPTASK,4],1]];
 MC[BlkBkgndBit,100];
RV[uiDWA,0]; *bit map base register
RV[uiDWA1,1];
RV[uiTEMP,2]; *must be even/odd pair, see uiDCBDONE for PFETCH2
RV[uiTEMP1,3];
RV[uiMPD1,3]; *bits 0-4: count.5:7: part.14-17: vs STATE
RV[uiMOUSEDELXY,6]; *BITS 0-5: XDELTA, 10-15: YDELTA
RV[uiMMUSEDELXY,5]; *BITS 0-5: XDELTA, 10-15: YDELTA
RV[uiTMSG,6]; *INCOMING PARTIAL MESSAGE
RV[uiXMSG,7]; *MESSAGE HELD FOR POSTING BY VSYNC
RV[uiLINK,10]; *DISPLAY CONTROL BLOCK WORD 0
RV[uiNWRDS,1i]; *DISPLAY CONTROL BLOCK WORD 1
RV[uiDBA,12]; *DISPLAY CONTROL BLOCK WORD 2
RV[uiDBA,12]; *DISPLAY CONTROL BLOCK WORD 2
RV[uiBLAC,13]; *DISPLAY CONTROL BLOCK WORD 3
RV[uiBLC,13]; *DISPLAY CONTROL BLOCK WORD 3
RV[uiBLADDR,13]; *Used during initialization only
RV[uiQTEMP,10]; *Used for Store4 to post mouse buttons (uiVS4)
RV[uiQTEMP,11];
RV[uiQTEMP,11];
RV[uiQTEMP3,13];
RV[uiBUFPTR.14];
RV[uiHECNT.14]; *Used during initialization only
RV[uiCRWORD.15]; *IMAGE OF HARDWARE CONTROL REGISTER
RV[uiVSCOUNT.16]; *Count of lines per field.
RV[uiHELINK.16]; *Used during initialization only
RV[uiHLINK.9F]; *Used during initialization only
RV[uiHLINK.9F]; *594 = 1122b lines per field
mc[lpflo,122];
mc[lpfhi,1000];

used during initialization only
used during initialization only
used during initialization only
used during initialization only

RV[uicco, 10];
RV[uicc1, 11];
RV[uicc2, 12];
 RV[uiCC3,13];
 * RV[RTCLOW,25]; *Must be the same as timer's RV[RTCLOW,55]; *Must be the same as timer's
 RV[uiCX,30]; *Cursor X
RV[uiCY,31]; *Cursor Y
RV[uiCNT,32];
nv[uicN1,32];
RV[uiBASE,34]; *BASE REGISTER PAIR
RV[uiBASE1,35];
RV[uiBUFFTR,36];
RV[uiBUFTONS,37];
mc[her21, 200];
mc[her31, 101];
mc[her3h, 12400];
mc[her4l, 203];
mc[her6l, 307];
mc[her6h, 5400];
mc[her61, 106];
mc[her71, 116];
mc[her81,
mc[her91,
                             107];
110];
 mc[her9h, 35400];
```

```
insert[d0lang];
NOMIDASINIT; LANGVERSION; MULTDIB;
insert[GlobalDof's];
insert[UIDof's];
    title[U(Init];
*last edit by Johnsson April 7, 1979 12:29 PM
   *Initialization for IUTFP
SETTASK[uiUTFPTASK];
ONPAGE[DisplayInitPage];
displayinit: uiHEADDR ← (ZERO), AT[DisplayInitLoc];
OUTPUT[uiHEADDR,uiCREG]; *CLEAR THE CONTROL REGISTER
                                     uiHEPAT ← hor01, CALL[uiLOADHE]; *LOAD THE HORIZONTAL EVENT RAM
                                    uiHEPAT ← (her1h) ;
uiHEPAT ← (uiHEPAT) or (her11) ,CALL[uiLOADHE];
                                     uiHEPAT ← (her21), CALL[uiLOADHE];
                                    uiHEPAT \leftarrow (her3h); uiHEPAT \leftarrow (uiHEPAT) or (her31) ,CALL[uiLOADHE];
                                     uiHEPAT ← (her41), CALL[uiLOADHE];
                                    uiHEPAT ← (her5h);
uiHEPAT ← (uiHEPAT) or (hor51), CALL[uiLOADHE];
                                     uiHEPAT ← (her61), CALL[uiLOADHE];
                                     uiHEPAT ← (her71), CALL[uiLOADHE];
                                     uiHEPAT ← (her81), CALL[uiLOADHE];
                                    uiHEPAT ← (her9h);
uiHEPAT ← (uiHEPAT) or (her91) ,CALL[uiLOADHE];
 uiHELOADED:
                                   DED:

uiBASE ← zero;

uiBASE1 ← zero;

uiLINESPERFIELD ← 1pflo;

uiLINESPERFIELD ← (uiLINESPERFIELD) or (1pfhi);
*set keyboard words to -1 (key up)

uiTEMP ← 177000C;

T ← uiTEMP ← (uiTEMP) or (30C); * 177030

uiCCO ← (ZERO)-1;

uiCC1 ← (ZERO)-1;

uiCC2 ← (ZERO)-1;

PSIORE4[uiBASE.uiCCO]; * mouse, letter of the letter of th
                                                                                                                                                                           * mouse, keyset, etc.

* 177034

* keyboard[0:3].
                                                                                                                                                                             * keyboard[4:7].
                                   uiCRWORD ( (220C): *ALLOW WAKEUPS, CDIAG+0*
OUTPUT[uiCRWORD,uiCREG]; *ALLOW WAKEUPS
uiTEMP + 377C;
OUTPUT[uiTEMP,uiHTAB]; *load the HTAB counter with 377
uiTNSG + (ZERO);
uiMPSTATUS + T + ZERO, call[uiFINHE];
uiLINK + T, loadpago[uiutfppage]; *First wakeup comes here
uiBUFPTR +T+ 377C,GOTOp[uiCSDONE];
*SUBROUTINE TO LOAD THE HORIZONTAL EVENT RAM
*(ADDRESSED VIA CXREG)
uiLOADHE: T + LDF[uiHEPAT,1,11];
uiHECNT + (T);
uiHELOADLOOP: uiHECNT + (uiHECNT)-1;
GOTO[uiFINHE,ALU<0], uscctask;
OUTPUT[uiHEADDR, uiCXREG];
uiHEADDR + (uiHEADDR)+1;
OUTPUT[uiHEADDR, uiHEADDR)+1;
UIFINHE: RETURN;
                                    end[uiinit];
```

```
insert[d01ang];
#OMTDASINIT; LANGVERSION; MULTDIB;
insert[G1oba1Defs];
insert[U1Defs];
TITLE[oxtended-address-UITASK];
*Task microcode for IUTFP
* Last modified by Chang, August 20, 1979 6:38 PM, move Timer's regs;
* modified by Johnsson, April 7, 1979 12:29 PM;
SETTASK[uiUTFPTASK];
UNPAGE[uiUTFPPAGE];
SET[uiPART,ADD[uiUIFPBASEADDR,20]]; \ *which part of the backchannel message is coming. \\ SET[uiSHCUR,ADD[uiUTFPBASEADDR,60]]; \ *cursor shift
*Subroutine to check for and gather messages.
*Call with DISPATCH[uiMPSTATUS,5,3],CALL[uiCHKMSG];
*Returns without tasking
                        DISP[uiPARTO]; *Dispatch on MPSTATUS.PART
uiCHKMSG:
*Test for message (IOATTN)
uiPART0: GOTO[uiMSGRTN1, NOATTEN], usectask, AT[uiPART,0];
uiMMSTATUS + (uiMPSTATUS) OR (110400C), RETURN; *START MSG,
*Set uiMPSTATUS.PART=1, uiMPSTATUS.COUNT=-14
uiPART1: T ← (1000C), DBLGOTO[uiINCXY,uiNOINCXY,IOATTEN], AT[uiPART,1]; *+X bit
uiPART2: T \leftarrow (177000C), DBLGOTO[uiINCXY,uiNOINCXY,IOATTEN], AT[uiPART,2];
uipart3: T + (1C), DBLGOTO[uiINCXY,uiNOINCXY,IOATTEN], AT[uipart,3]; *+Y bit
uiPART4: T + (177C), DBLGOTO[uiINCXY,uiNOINCXY,IOATTEN], AT[uiPART,4]; *-Y BIT
uiINCXY: uiMOUSEDELXY ← (uiMOUSEDELXY) + (T);
uiMOUSEDELXY ← (uiMOUSEDELXY) AND NOT (400C);
uiNOINCXY: uiMPSTATUS ← (uiMPSTATUS) + (400C),GOTO[uiMOREMSG]; *Increment part by 1
uiPART5: T + uiTMSG + RSH[uiTMSG,1], DBLGOTO[uiMSGONE,uiMSGZERO,IOATTEN], AI[uiPART,5];
uiMSGONE: T ← uiTMSG ← (uiTMSG) OR (100000C); *OR a 1 bit into the message.
*Increment (Negative) count.
uiMSGZERO: uiMPSTATUS ← (uiMPSTATUS) + (4000C), DBLGOTO[uiMOREMSG,uiENDMSG,R<0];
uiMOREMSG: USECTASK;
uiMSGRTN1: RETURN;
*Post the keyboard and mouse buttons
uiFNDMSG: t← lcy[uiFMSG,1]; *bit 1 is the keyboard change bit
uiBUTTONS ← T, goto[uiNOKBOCHANGE, alu>=0]; *save buttons
uiKBDCHANGE: t ← ldf[uiTMSG,4,10]; *keyboard data
uiXMSG ← (lsh[uiXMSG,10]) or (t);
WINOKBOCHANGE: USECTASK;
            uiMPSTATUS ~ (uiMPSTATUS) AND NOT (177400C), RETURN; *Clear count and part.
```

```
*Do horizontal processing. We know that the controller needs data. xpreVSO: DISPATCH[uiMPSTATUS,5,3], call[uiCHKMSG]; preVSO: T \leftarrow 2C, call[uiCheckCursor];
 *Calculate the read buffer pointer, the count, and next line's DBA
*in the shadow of the first IOFETCH (If there is to be more than one).

The uiBUFPTR of 377C;
uiNBUFPTR of (uiBUFPTR) (357C);
*from here on, uiNBUFPTR is used
*for the count ("(NWRDS) + (ADDRESS and 17B)))

The count ("(NWRDS);
uiBUFPTR of (uiBUFPTR) (T);
uiBUFPTR of (uiBUFPTR) (T);
uiBUFPTR of (uiBUFPTR) (T);
uiBUFPTR of (uiBUFPTR) (T);

The (RIMASK[uiNWRDS]) + (T);
uiDBA of (uiDBA) + (T);
uiDBA of (uiDWA) + (20C), CALL[uiDWT1];
 *Loop for second through Nth IOFETCH,
uiDW11: uiNBUFPTR+(uiNBUFPTR)+(20C),GOTO[uiBUFD2,R>=0];
10FETCH16[uiBASE,uiDBADDR],GOTO[uiBUFD2X,ALU>=0];
                    uiDWA←T←(uiDWA)+(20C),RETURN;
 uiBUFD2: uiVSCOUNT \leftarrow (uiVSCOUNT)-1,DBLGOTO[uiFNDFIFLD,uiCONT,R<0]; *check for field done uiBUFD2X: uiVSCOUNT \leftarrow (uiVSCOUNT)-1,DBLGOTO[uiENDFIELD,uiCONT,R<0]; uiCONT: uiSLC\leftarrow(uiSLC)-1,DBLGOTO[uiDCBDONE,uiMDCB2,R<0];
*Calculate the next line's uiMBUFPTR
*in the shadow of the last lOFETCH16
uiMDCB2: uiMBUFPTR ~ 377C;
TelDF[uiDBA_14,4];
uiMBUFPTR + (uiMBUFPTR)-(T);
lealMASK[uiMWROS];
uiMBUFPTR + (uiMBUFPTR)-(T);
OUTPUT[uiBUFPTR,uiBPREG], goto[xpreVS0];
 *The DCB is finished.
uiDCBDONE: DISPATCH[uiMPSTATUS,5,3],CALL[uiCHKMS6];
 uiDCBDONE: DISPATCH[uiMPSTATUS,5,3],CALL[uiCHKMSG];
T<(uitINK);
uiBASE1 ← OC, GOTO[uiGetNextDCB,ALU#0];
*The DCB chain is exhausted.
OUTPUI[uiBUFPTR,uiBPREG]; *Send read BUFPTR to the hardware
T ← 2C, call[uiCheckCursor]; *does TASK return
goto[uiVS1];
 uiGetNextDCB:
uiGetNextDCB:
    uiBASE ← T; *T contains LINK. Set base register to point to next DCB
OUTPUT[uiBUFPTR,uiBPREG]; *Send read BUFPTR to the hardware
uiBBUFPTR ← 377C; *Init for later
nop: *two instr after output
PFETCH2[uiBASE,uiDBA,2]; *Fetch DBA,SLC
uiBUFPTR ← 377C; *Init for later
*Check for long pointer addressing
PFETCH2[uiBASE,uiLINK,0]; *Fetch Link,NWRDS
LU~uiSLC,goto[uiLong,R<0];
 *Short Pointer
                    T ← uiDBA;
uiBASE ← T,goto[uiEven0dd];
  *Long Pointer
                    PFETCH2[uiBASE,uiBASE,4]; *fotch directly into the base register uiSLC + (uiSLC) AND NOT (100000C); *clear the sign bit
 *Bias uiDCB.SLC by -2. Note that if uiDCB.SLC = 0 0R 1, at least one *scan line will be displayed.
 uiEvenOdd: LU ← LDF[uiCRWORD,17,1]; *Check Ev
uiSLC ← (uiSLC)-(2C),GOTO[uiDBAOK,ALU#0];
                                                                                                      *Check EvenField
uiDBABAD: T+ RHMASK[uiNWRDS];
uiBASE + (uiBASE)+(T);
uiDBAOK: T+LD+[uiBASE,14,4]; *Set up NBUFPTR for the next scan
uiNBUFPTR + (uiNBUFPTR)-(T); *uiNBUFPTR + 377C earlier
T+RHMASK[uiNWRDS];
uiNBUFPTR+(uiNBUFPTR)-(T);
 *Now fix up the base register so that it is hex aligned and DBA contains the residue
                     T + (uiBASE) and (17C);
 T ∈ (UIBASE) and (17C);

uiBBA ← T;

uiBBASE ← (uiBASE) and not (17C);

*fix up the high half of the base register

T ← 1sn[uiBASE1,10];

uiBASE1 ← (RHMASK[uiBASE1])+(T)+1;
                    T← 2C, call[uiCheckCursor]; *returns to VS2
 *We have just picked up a new DCB. We must output HTAB, *then go to normal state 0 processing.
```

```
uiVS2: T ← LDF[uiNWRDS,2,6]; *calculate HTAB
LU-LDF[uiNWRDS,1,1]; *black background bit
uiBUFPTR ← (uiBUFPTR) - (T)-1,COTO[.+2,ALU#0]; *uiBUFPTR ← 377C earlier
uiBUFPTR ← (uiBUFPTR) AND NOT (200C);
OUTPUT[uiBUFPTR,uiHTAB],goto[uiVS0]; *send it
uiENDFIELD: uiBASE1 < 0C;
uiCRWORD + (uiCRWORD) xor (3C), goto[uiFD1];
```

```
*We are in the first scan line of a vertical sync pulse.

*Post the mouse COORDINATES to core.
uiVS3: uiBASE ← OC;

I+ (uiBUFPTR)+(25C); *424b AND 425b = Mouse x end y.

PFETCHZ[UiBASE, JIDDA]; *uiBBA and uiStC are used as temps.

DISPATCH[uiMPSTATUS, 5, 3], CALL[uiCHKMSC];

uiMOUSEDELXY ← LCY[uiMOUSEDELXY, 11], DBLSOTO[uiSEM1, uiNSEM1, RKO];
uiSEM1: T ← 177C,GOTO[uiSEM1FIN];
uiNSEM1: T ← (ZERO)-1;
uiSEM1FIN: T← (LDF[uiMOUSEDELXY,7,7]) XNOR (T);
uiDBA ← (uiOBA)+(T);
                       TeuiMouseDelXYetDF[uiMouseDelXY,0,7],DBLGOTO[uiSEM2,uiNSEM2,R<0];\\
uiSEM2: T + (uiMOUSEDELXY) XNOR (177C);
uiNSEM2: uiSLC + (uiSLC)+(T);
T+ (uiBUFPTR)+(25C);
PSTORE2[uiBASE,uiDBA]; *Restore coordinates
uiMOUSEDELXY + (ZERO), call[uiMAKEOFF]; *returns to uiVS4
```

```
*Post the mouse BUTTONS
uiVS4: uiBASE-177000C; *NOTE modification of uiBASE
*Convort UTFP mouse button order into ALTO order
*On the AITO, 1770307[5:17] correspond to left, right, middle, and 1's
*middle, left, and 1's mean buttons depressed.

*On the AITO, 1770307[5:17] correspond to left, right, middle, and 1's
*in memory mean button NOT depressed.

t+ 1df[uiBUITONS, 13, 1]; *right button
uiTEMP + t;
t + 1df[uiBUITONS, 14, 1]; *middle button
uiTEMP + t;
t + (uiBUITONS) and (4C); *left button
t + (uiBUITONS) and (4C
```

```
*Post the keyboard

uiVS5: lu + LIMASK[uiXMSG], call[uiKPOST];
lu + LIMASK[uiXMSG], call[uiKPOST];
viBASE + ZERO, GOTO[preVS6];

uiBASE + ZERO, GOTO[preVS6];

uiKPOST:

uiTEMP + KeyTableH,goto[.+2,alu#0]; *if no data, return right away
uiXMSG + lsh[uiXMSG, 10], return; *shift to other keyboard char

uiTEMP + (uiTEMP) or (KeyTableH);
t + ldf[uiXMSG, 1,5]; *Get word number (4 bytes per word)
uiTEMP + (uiTEMP) or (KeyTableH);
t + ldf[uiXMSG, 1,5]; *Get word number (4 bytes per word)
uiTEMP + (uiTEMP) * (T); *Form final address
t + ldf[uiXMSG, 1,1]; *set h2 to high/low word
APC&APCTASK + uiTEMP; *Address to read in Control Store
READCS; *get the word
t + CSDATA, AT[uiUTFPBASEADDR, 300]; *must be at an even location for READCS
uiDBA + t;
lu + LDF[uiXMSG, 7,1]; *low or high byte
goto[.*2,alu#0], uiBASE + 1770300c;
uiDBA + t;
lu + LDF[uiXMSG, 7,1]; *low or high byte
goto[.*2,alu#0], uiBASE + 177034C
Tr(LDF[uiBBA, 1,1,1]; *Get word number
PETCHI[uiBASE, uiMWRDS]; *uiMWRDS is a temp - fetch Alto kbd word
uiBASE + (uiBASE) *(34C); *uiBASE + 177034C
Tr(LDF[uiBBA, 1,1,4]; *Get bit number
uiBASE + (uiBASE) *(1); *fitx base register for store
uiTEMP + T + RSH[uiDBA, 1], goto[.+2, REVEN]; *test bit 15
uiDBA + RSH[uiDBA, 1], goto[.+2, REVEN]; *test bit 15
uiDBA + RSH[uiDBA, 1], goto[.+2, REVEN]; *test bit 14
uiTEMP + T + RSH[uiTEMP, 2]; *shift 1

uiDBA + RSH[uiDBA, 1], goto[.+2, REVEN]; *test bit 12
uiTEMP + T + RSH[uiTEMP, 1]; *shift 4

uiDBA + RSH[uiDBA, 1], goto[.+2, REVEN]; *test bit 12
uiTEMP + T + RSH[uiTEMP, 1]; *shift 8

uiKDDD: *test for key down (0) or up (1)
uiXMSC * lsh[uiXMSC, 10], DBLGOTO[uiKDDWN, uiKUP, r>=0];
uiKDDOWn: uiNWRDS + (uiNWRDS) AND NOT (T), GOTO[uiKSTORE]; *key down, clear bit
uiKSTORE: goto[uiMSGRTN1], PSTORE1[uiBASE, uiNWRDS, 0]; *store word
preVS6: uiBUFPTR + 377C, call[uiWAKLOFF]; *returns to uiVS6
```

*Experiment has determined that the cursor is 3 nibbles to the left *and one scan line below its proper position. We fudge... $uiCY \leftarrow (uiCY)+1; \\ uiCX \leftarrow (uiCX)+(14C);$

*The even scan lines of the cursor will be displayed if CY is even *and the field is even, or if CY is odd and the field is odd.
*Otherwise, the odd scan lines will be displayed.
uiBUFPTR ← (uiBUFPTR)+(32C); *uiBUFPTR ← 431b

*The cursor X counter is loaded by HSF from CXREG. It is *clocked by [(EdgeClock and SelCursM) or (NClk and (HSF or VS'))].

*When the cursor is visible, -X is loaded into the CXREG in the *scan line preceding the cursor, and this value is loaded into *the cursor counter by HS. When VS=0, the cursor counter is *incremented by NClk, and when it becomes 0, the next 5 nibbles are *sent to the display.

*Here, we want the cursor counter to address the cursor memory so "that we can load it. We send 0 to CXREG, and during each of the "next 8 scan line times we will send 5 bytes of cursor data to the "memory, then send a new segment value to uiCXREG.

*uiVSCOUNT is used to hold the value to be loaded into uiCXREG. uiVSCOUNT \leftarrow 1000C; *Start load at segment 1.

TelDF[uiCRWORD,17,1]; "Now finish setting up the pointer to the "cursor area in main storage.

Te (LDF[uiCY,17,1]) XOR (T);

Te (uiBUFPTR)+T;

uiDBA e T, goto[uiMORECSETUP];

```
uiMORECSETUP: OUTPUT[uiVSCOUNT,uiCXREG], call[uiWAKEOFF];
*Load one segment of the cursor memory (5 bytes plus one zero byte).
*The address was set up during the previous scan line.
uiVS7: T \( \epsilon \text{iDBA}; \) *Pointer to cursor segment

PEFTCHI[\( \text{uiBASE}, \text{uiFEMP} \)]; *Fetch segment

DISPATCH[\( \text{uiBMSTATUS}, 5, 3 \], CALL[\( \text{uiCHKMSG} \)];

\( \text{uiDBA} \( \epsilon \) (\( \text{uiDBA} \)); *Increment pointer (by 2 due to interlace)
\( \text{DISPATCH[\( \text{uiCHMSG} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{DISP}[\( \text{uiBO} \)]; *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (by 5 the tword.)
\( \text{uiBO} \); *Increment pointer (
 *Subroutine for loading the cursor memory: uiSENDCUR: uiNNRDS \leftarrow I, usectask; *uiNWRDS is a temporary, not used during VS. OUTPUT[uiNWRDS,uiCURSM], return;
uishco: T+ oc, Goto[uishcdone], At[uishcur,0];
uishc1: T + Lsh[uitemp,3], At[uishcur,1];
uitemp + Rsh[uitemp,1], Goto[uishcdone];
uishc2: T+Lsh[uitemp,2], At[uishcur,2];
uitemp + Rsh[uitemp,2], Goto[uishcdone];
uishc3: T + Lsh[uitemp,1], At[uishcur,3];
uitemp + Rsh[uitemp,3], Goto[uishcdone];
 uiSHCDONE: uiTEMP1 ← (uiTEMP1) AND (T);

uiCNT ← 2C;

uiSENDCLOOP: T← LDF[uiTEMP,0,4], CALL[uiSENDCUR]; *Loop for first 4 bytes

uiCNT ← (uiCNT)-1, GOTO[uiDONECUR,R<0];

uiTEMP ← LSH[uiTEMP,4],COTO[uiSFNDCLOOP];
 uiDONECUR: OUTPUT[uiTEMP1,uiCURSM]; *Send 5th byte.

LUF LDF[uiVSCOUNT, 3, 1];
OUTPUTFuiTEMP,uiCURSM],GOTO[uiCSETUPDONE,ALUWO]; *TEMP is 0 (6th byte)
uiVSCOUNT + (uiVSCOUNT)+(1000C),GOTO[uiMORECSETUP]; *Increment segment address
 uiCSETUPDOME: To LDF[uiCX,6,10]; *CX counts nibbles, not bits
uiCX of (ZFRO) of; *And it is negated.
LU-uiCRWORD, goto[uiCSDONE, RODD]; *Test field
uiCY-(uiCY) of (IC);
uiCSDONE: uiVSCOUNT-5C;
OUIPUT[uiVSCOUNT, uiCXREG], call[uiWAKEOFF]; *returns to uiVS10
```

*We are in the last scan line of a vertical sync pulse. *Set up uiVSCOUNT for the next field. *uiLINK has rv420, fetched during VS4.

uiVS10: uiCRWORD ← (uiCRWORD) AND NOT (2C); *PreVS ← 0
OUTPUT[uiCRWORD, uiCREG];
uiBUFPTR ← (uiBUFPTR) OR (100000C);
IU ← LDF[uiCRWORD, 17, 1];
T ← uiLINESPERFIELD, DBLGOTO[uiFVX, uiODX, ALU=0];
uiEVX: uiVSCOUNT ← T, GOTO[uiDCBDONE];
uiODX: uiVSCOUNT ← (ZERO)+(T)+1, GOTO[uiDCBDONE];

end[uitask];

```
Title[XWDefs]; * Definitions for Xerox wire microcode
     * Last modified by Murray on September 15, 1979 12:03 PM
                          Base reg changes
             modified by Murray on September 13, 1979 7:47 PM
modified by Chang on August 22, 1979 6:00 PM, move Timer's regs & CSB
modified by Chang on August 10, 1979 8:18 AM, Re-Change CSB
modified by Chang on August 3, 1979 12:00 PM, Change CSB Assignments
modified by Chang on June 25, 1979 9:36 PM, IONotify2 = 344
modified by Roy Ogus on June 13, 1979 12:25 PM
                                        SET TASK [0]; *For R addressing
% Defs in GlobalDefs

Set[EITask, *]: * Wire input task number

Set[EOTask, *]: * Wire output task number

Set[EITask2, *]: * Wire input task number (second controller)

Set[EOTask2, *]: * Wire output task number (second controller)

Set[EEPage, *]: * Emulator (for SIO) page number

Set[EOPage, *]: * Wire input page number

Set[EOPage, *]: * Wire output page number
    *Dispatch table locations
Set[EEBase, LSHIFT[EEPage, 10]];
Set[EESIOLoc, ADD [EEBase, 120]];
* Dispatch table tabl
                                                                                                                                                                                     * Dispatch location for SIO (bits 16, 17)
* Dispatch location for SIO (bits 14, 15)
    *Address constants
Set[EIStartLoc, ADD[LSHIFT [EIPage, 10], 160]];
Set[EOStartLoc, ADD[LSHIFT [EOPage, 10], 130]];
Set[EIStartLoc2, ADD[LSHIFT [EOPage, 10], 164]];
Set[EOStartLoc2, ADD[LSHIFT [EOPage, 10], 134]];
Set[EOTimerDoneLoc, ADD[LSHIFT [EOPage, 10], 110]];
                                                                                                                                                                                                                                                              * Input notify location

* Output notify location

* Input notify location

* Output notify location

* Output TimerDone notify location
  * Use to write state from Task 0
MC[XOWriteState.ORe][SHIFF[E0Task, 4], 0]];
MC[XIWriteState.ORe][SHIFF[EITask, 4], 0]];
MC[XOWriteState2.ORe][SHIFF[EITask2, 4], 0]];
MC[XIWriteState2.ORe][SHIFF[EITask2, 4], 0]];
     * Constants to define microcode type. Mask used for SIO return.

MC[AltoEtherMask, 77400]; * Alto Ethernet emulation

MC[EtherIOCBMask, 37400]; * Ethernet hardware IOCB microcode

MC[XWireIOCBMask, 57400]; * Xerox Wire hardware IOCB microcode
   MC[AltoEtherMask, 77400];
MC[EtherIOCBMask, 37400];
MC[XWireIOCBMask, 57400];
      * I/O Address Registers
                                                                                                                                                  * Input data
* Host ID (Ethernet only)
* Status/State register
    Set[XIData, 3];
Set[XIData, 1];
Set[XWStatus, 2];
Set[XOData, 1];
Set[XWReadState, 2];
                                                                                                                                                    * Output data
                                                                                                                                                   * State register read

* State register write
      Set[XWWriteState, 0];
                  REGISTER definitions
    * RUBISIER GETHILLOUS
* See XWTask.mc for description of register usage.
* These are task specific registers,
* there is an identical set for input and output task.
* Note: reg. 0 and 1 used by DoInt.
RV[InitialCSB, 0]; * CSB pointer passed in this reg from initialize.mc
   RV[InitialCSB, U]; CSB p. RV[XWFemp. 2]; RV[XWCompletion, 3]; * Not used very often RV[XWCompletion, 3]; * Not used very often RV[XWIndex, 4]; * Quad word fotch RV[XWCount, 5]; * These must match the layout in the tOCB RV[XWPtr, 6]; RV[XWPtrHi, 7];
   RV[XWCount, 5]; * These must match the layout in the LOCB
RV[XWFT, 6]; RV[XWFTH1, 7];
RV[XWIOCB, 10];
RV[XWIOCBH1, 11];
RV[XWCSB, 12];
RV[XWCSBH1, 13];
RV[XWTemp1, 14]; RV[XWTemp2, 15]; RV[XWTemp3, 16]; RV[XWTemp4, 17];
* Rogister definitions for first 4 words of CSB (overlay others)
RV[XWCSB1, 4]; RV[XWNextIOCB, 5]; RV[XIHALo, 6]; RV[XIHAH1, 7];
  * State Register command words
MC[XWSetPurgeMode, 260]; * Sets: Enable Input, PurgeMode
MC[XWSetOutputEOP, 107]; * Sets: Enable Output, OutputEOP, JamEnable
MC[XWEnableInput, 220]; * Sets: Enable Input
MC[XWEnableOutput, 103]; * Sets: Enable Output, JamEnable
MC[XWDisableInputOutput, 300]; * Clears: Input and Output
MC[XWDisableInput, 200]; * Clears: Input state register
MC[XWDisableOutput, 100]; * Clears: Output state register
MC[XWDream, 252]; * Xerox Wire preamble
   * Receiver-detected collision (Jam)
                                                                                                                                                  * Output Underrun
* Input overrun
* Transmitter-detected collision (Collision)
* Input Bad CRC
* Output Data Fault
                                                                                                                                                   * Output Bad Parity

* Input Bad Alignment
     MC[XISMASK, OR@[XSIJam, XSIORun, XSICRC, XSIBA]];
                                                                                                                                                                                                                                                               * Status bits reported for input command
```

```
MC[XOSMASK, ON@[XSOURUM, XSOCOLL], XSOFAULT, XSOPAR]]; *Output Status bits
MC[XOCOllisionMask, XSOCOLL];

* Status bits (Xorox Wire)
STI [XXSIBA, 100000]; *Imput Bad Alignment
STI [XXSIBA, 100000]; *Imput Bad CRC
STI [XXSIJam, 20000]; *Receiver-detected collision (Jam)
STI [XXSIJam, 20000]; *Imput Bad CRC
STI [XXSIJam, 20000]; *Output Bad Parity
STI [XXSOVAN, 4000]; *Output Bad Parity
STI [XXSOCOLL, 1000]; *Output Bad Parity
STI [XXSOCOLL, 1000]; *Transmitter-dotected collision (Collision)
STI [XXSOCAULT, 400]; *Output Bad Fault

MC[XXISMASK, OR@[XXSIJam, XXSIORUM, XXSICRC, XXSIBA]]; *Status bits reported for input command MC[XXOSMASK, OR@[XXSIJam, XXSOCOLL];

*Completion codes
MC[XXGOMASK, OR@[XXSIJAM, XXSIORUM, XXSICRC, XXSIBA]]; *Output Status bits
MC[XXVGOMBASK, OR@[XXSIJAM, XXSOCOLL];

*Completion codes
MC[XXVGoodPacket, 040000]; *On input (longth<3) and output (length=0)
MC[XXVEROMBASK, OR@[XXSIJAM, XXSIORUM, XXSICRUM, XXSOCOLL];

*Completion codes
MC[XXVGoodPacket, 040000]; *On input (longth<3) and output (length=0)
MC[XXVEROMBASK, OR@[XXSIJAM, XXSICRUM, XXSICRUM, XXSICRUM, XXSOCOLL];

*Timer dofinitions
Sti [XXVIImerBandHMPkt, 070000]; *On input (longth<3) and output (length=0)
MC[XXVIINCHIVON (SCOON)]; *Output only

*Timer dofinitions
Sti [XXVIImerBandHMPkt, 070000]; *Output only

*Timer dofinitions
Sti [XXVIImerBandHMPkt, 070000]; *Output only

*Imput only
MC[XXVIINCHIVON (SCOON)]; *Output only

*Timer dofinitions
Sti [XXVIInchivon (SCOON)]; *Output only

*Timer
```

```
insert[d0lang];
wOMIDASINIT;LANGVERSION;MULTDIB;
insert[GlobalDofs];
insert[XWDofs];
               title[XWInit];
*Last modified by Murray on September 15, 1970 11:22 AM

* Merge in XWInit2 and Base Register changes

* modified by Murray on September 14, 1979 12:48 AM

* modified by Roy Ogus on June 13, 1979 12:27 PM
  *For register addressing. This code actually runs at the assigned task level. SET TASK [0];
   ETHERNET controller INITIALIZATION.
Will only be called if there is an Ethornet board in the machine.
Read Ethornet ID from board and form constant to be returned by SIO.
Setup Notify value in EONotifyReg
               ON PAGE [EtherInitPage];
XIInit: CALL [XWSetup], XWTemp ← pEHostRegx, AT[EtherInInitLoc];
               Input[Stack,EIHost];
Stack < (Stack) AND (377C);  * HostNumber in right half
Stack < (Stack) OR (IFL@[XWire, 0, EtherIOCBMask, XWireIOCBMask]);
RETURN, Stkp < XWTemp4; *restore Stkp</pre>
XOInit: CALL [XWSetup], XWTemp + pEONotifyReg, AT[EtherOutInitLoc];
* Compute value for EONotify register, used for notify after timer wakeup.

XWTemp & AND@[0377, EOTimerDoneLoc]C; * Low 8 bits of APC

XWTemp & (XWTemp) OR (OR@[Ishift[EOTask,14],AND@[7400,EOTimerDoneLoc]]C); * High 4 bits of APC
               T ← XWTemp;
               Stack ← T;
RETURN, Stkp ← XWTemp4; *restore Stkp
 * Second Board
              : CALL [XWSctup], XWTcmp ← pEHostRegx, AT[EtherInInitLoc2]; RETURN, Stkp ← XWTcmp4; *rostore Stkp
XOInit2:
                             CALL [XWSetup], XWTemp + pEONotifyReg2, AT[EtherOutInitLoc2];
* Compute value for EONotify register, used for notify after timer wakeup.

XWTemp & AND@[0377, EOTimerDoneLoc]C; * Low 8 bits of APC

XWTemp & (XWTemp) OR (OR@[ishift[EOTask2,14],AND@[7400,EOTimerDoneLoc]]C); * High 4 bits of APC

I & XWTemp;
               RETURN, Stkp + XWTemp4; *restore Stkp
XWSetup:
               T ← InitialCSB;
               XWCSB ← T;
XWCSBHi ← OC;
XWIOCBHi ← OC;
               T \leftarrow GETRSPEC[103] xor (377C); *Stkp (inverted) UseCTask, XWTemp4 \leftarrow T; RETURN, Stkp \leftarrow XWTemp;
               ond[xwireinit];
```

```
Last modified by Roy Ogus - June 13, 1979 12:31 PM
 Notes: - This version handles 1 Ethernet or 1 Xerox wire board.
- This module has SIO code for XWire.
- Contains Conditional assembly.
XWire=0 for Ethernets, XWire=1 for Xerox Wire boards.

    File reorganization (January 15, 1979 11:23 AM).
    Conditional assembly (February 4, 1979 5:30 PM).
    Upgrade to 3.0 (April 12, 1979 5:14 PM).

                          SET TASK [0];
   * EMULATOR TASK -- SIO instruction
                          ON PAGE [EEPage];
*This code executes at task 0

* We get here after the SIO instruction has been issued.

* The SIO control bits are in ACO.

* Two board format (using IOCBs):

* SIO bits 16, 17: Board 1.

* 0 - NOP

* 1 - Disable output (TPC is initialized).

* 2 - Disable board 1 (TPC not initialized)

* SIO bits 14, 15: Board 2.

* 0 - Unused (NOP)

* 1 - Disable output (TPC is initialized)

* 2 - Disable input (TPC is initialized)

* 3 - Disable output (TPC is initialized)

* 3 - Disable output (TPC is initialized)
         Note: RS232 SIO bits are 10, 11.
       To enable boards, use OUTPUT[Command, StateRegister];
Board 1: StateRegister1 = LSHIFT[E0Task, 4].
Board 2: StateRegister2 = LSHIFT[E0Task2, 4].
       Commands:
                         EnableOutput = 103B.
EnableInput = 220B.
      SIO returns (in ACO):

ACO[0:2] - 3 - Alto-emulation Ethernet microcode

= 2 - Xerox Wire hardware, IOCB microcode

= 1 - Ethernet hardware, IOCB microcode
                         ACO[3:7] = 37B
ACO[10B:17B] = Host number (Ethernet)
       (Interim) Controller Status Blocks:
Board 1: OCSB at 177200B, ICSB at 177220B.
Board 2: OCSB at 177240B, ICSB at 177260B.
 * This code is really part of the emulator, and uses its temporary registers.

* RIEMP1 = 1 if called from Mesa, 0 if called from Nova.

* Cet host address constant for Ethernet.

EES10: ACO ← T, at[EEStartLoc];  *save control bits (useful only if called from Mesa)

* RS232 SIO command.

T ← LDF[ACO,10,2];  * RS232 SIO bits are 10, 11

RTemp ← AND@[377, RS232SIOLoc]C;

RTemp ← (RTemp) OR (OR@[LSHIFT[16,14],AND@[007400, RS232SIOLoc]]C);

RTomp ← (RTemp) OR (T);

APC&APCTask ← RTemp, CALL [XETaskRet];

* Return;
APCRAPCIASK & RIEMP, CALL TANK

* Return;

* End RS232 SIO command.

T & 37C;

T & (ldf[EHostReg,3,5]) xor (T); *these bits will be 37b if the init code was run

*(i.e. if there is an Ethernet board in the machine), and will be zero otherwise

T & EHostReg, goto[EESIODisp,ALU-0];

ACO & OC:

**TEROSTRET** **Portuge 77777b in ACO if no Ethernet I
                          ACO ← OC;
ACO ← (ACO) xnor (10000C),goto[EESIODone]; *return 77777b in ACO if no Ethernet board
 * First Ethernet board (Dispatch on bits 16,17): EESIODisp: DISPATCH [ACO, 16, 2]; DISP [EESIOO], ACO \leftarrow T; * This line when only one controller
* 00 -- Do nothing.
EESIOO: lu + RTEMP1, dblgoto[EEMesaRet,EENovaRet,Rodd], AT[EESIOLoc, 0];

* 01 -- Disable output.

* FORTM APC&APCTask word to notify the output microcode
FESIOI: RTEMP + AND@[0377, EOStartLoc]C, AT[EESIOLoc, 1];

GOTO [EESIONotify], RTEMP + (RTEMP) OR (OR@[lshift[EOTask,14],AND@[007400, EOStartLoc]]C);

* 10 -- Disable Input

* Fortm APC&APCTask word to notify the input microcode
FESIO2: RTEMP + AND@[0377, EIStartLoc]C, AT[EESIOLoc, 2];

GOTO [EESIONotify], RTEMP + (RTEMP) OR (OR@[ishift[EITask,14],AND@ [007400, EIStartLoc]]C);

* 11 -- Disable Input and Output (TPC not initialized).

EESIO3: GOTO[EESIOAbort], RCNT + XWDisableInputOutput, AT[EESIOLoc, 3];
 * Notify appropriate code (disable done by the task code). 
 <code>EESIONotify: CALL[XETaskRot], APC&APCTASK</code> \leftarrow RTEMP;
  * Return here when emulator runs again.
```

```
EESIODone:
                                                                                                                                                                             lu ← RTEMP1, dblgoto[EEMesaRet,EENovaRet,Rodd];
EENovaRet: loadpage[nePage];
FF1@[17], gotop[neNoskip];
gotop[P7fail];

* Used for tasking.
XETaskRet: RETURN;
*
* Code for STO[3]. Disable input and output on boards.
EESIOAbort: T \( \times \time
```

Page

```
* modified by HGM - September 6, 1979 7:34 AM
Notes: - This version handles 2 Ethernets or 2 Xerox wire boards.
- This module has SIO code, and extra code for 2nd controller.
- Contains Conditional assembly.
XWire=0 for Ethernets, XWire=1 for Xerox Wire boards.
 Log:

File reorganization (January 15, 1979 11:23 AM).
Conditional assembly (February 4, 1979 5:30 PM).
Upgrade to 3.0 (April 12, 1979 5:14 PM).

                     SET TASK [0];
 * EMULATOR TASK -- SIO instruction
                     ON PAGE [EEPage];
*This code executes at task 0

* We get here after the SIO instruction has been issued.

* The SIO control bits are in ACO.

* Iwo-board format (using IOCBs):

* SIO bits 16, 17: Board 1.

* 0 - NOP

* 1 - Disable output (TPC is initialized).

* 2 - Disable board 1 (TPC not initialized)

* SIO bits 14, 15: Board 2.

* 0 - Unused (NOP)

* 1 - Disable output (TPC is initialized)

* 2 - Disable input (TPC is initialized)

* 3 - Disable output (TPC is initialized)

* 3 - Disable output (TPC is initialized)
       Note: RS232 SIO bits are 10, 11.
 * To enable boards, use OUTPUT[Command, StateRegister];
* Board 1 : StateRegister1 = LSHIFT[EOTask, 4].
* Board 2 : StateRegister2 = LSHIFT[EOTask2, 4].
     Commands:
                    EnableOutput = 103B.
EnableInput = 220B.
 * SIO returns (in ACO):

* ACO[0] = 0 - Alto-emulation Ethernet microcode

* ACO[1:2] = 3 - Alto-emulation Ethernet microcode

* 2 - Xerox Wire hardware, IOCB microcode

* 1 - Ethernet hardware, IOCB microcode
                     ACO[3:7] = 37B
ACO[10B:17B] = Host number (Ethernet)
* This code is really part of the emulator, and uses its temporary registers.

* RTEMP1 = 1 if called from Mesa, 0 if called from Nova.

* Get host address constant for Ethernet.

EESIO: ACO < T, at[EEStartLoc]; *save control bits (useful only if called from Mesa)

* RS232 SIO command.

T < LDF[ACO, 10,2]; * RS232 SIO bits are 10, 11

RTemp < AND@[377, RS232SIOLoc]C;

RTemp < (RTemp) OR (OR@[LSHIFT[16,14],AND@[007400, RS232SIOLoc]]C);

RTemp < (RTemp) OR (T);

APC&APCTask < RTemp, CALL [XWReturn];

* End RS232 SIO command.
 * End RS232 SIO command.
 * Check bits 3:7. They will be 37b if the init code was run * (i.e. if there is an Ethernet board in the machine)
* (1.6. If there is an Ethernet board in the

* and will be zero otherwise.

T + 37C;

T + (ldf[EllostReg, 3,6]) xor (T);

T + EllostReg, goto[EESIODisp,ALU=0];

ACO + ACC.
 ACO ← OC;
ACO ← (ACO) xnor (100000C),goto[EESIODone];
• Return 77777b in ACO if no Ethernet board
  * First Ethernet board (Dispatch on bits 16,17):
* FIRST Exhibition

EESIODisp:

DISPATCH [ACO, 16, 2];

* DISP [EESIOO], ACO \( \text{T}; \) * This line when only one controller

DISP [EESIOO];

* This line when more than one controller
 * 00 -- Do nothing.
EESIOO: GOTO[EE2SIOA], DISPATCH [ACO, 14, 2], AT[EESIOLoc, 0];
      01 -- Disable output.
 * Form APC&APCTask word to notify the output microcode
EESIO1: RTEMP 

AND@[0377, EOStartLoc]C, AT[EESIOLoc, 1];
GOTO [EESIONotify], RTEMP 

(RTEMP) OR (OR@[lshift[EOTask,14],AND@[007400, EOStartLoc]]C);
     10 -- Disable Input
 * Form APC&APCTask word to notify the input microcode
EESIO2: RTEMP 

AND@[0377, EIStartLoc]C, AT[EESIOLoc, 2];
GOTO [EESIONotify], RTEMP 

(RTEMP) OR (OR@[lshift[EITask,14],AND@ [007400, EIStartLoc]]C);
```

```
* 11 -- Disable Input and Output (TPC not initialized).
EESIO3: GOTO[EESIOAbort], RCNT ← XWDisableInputOutput, Af[EESIOLoc, 3];
* Notify appropriate code (disable done by the task code).

EESIONotify:

CALL[XWReturn], APC&APCTASK & RTEMP;
* Second Ethernet board (Dispatch on bits 14,15): EE2SIO: DISPATCH [ACO, 14, 2]; EE2SIOA: DISP [EE2SIOO];
* 00 -- Do nothing EE2SIOO: GOTO[EESIODone1], T + EHostReg, AT[EE2SIOLoc, 0];
* 01 -- Disable output.

EE2SIO1: RTEMP + AND@[0377, EOStartLoc]C, AT[EE2SIOLoc, 1];

GOTO [EE2SIONotify], RTEMP + (RTEMP) OR (OR@[ishift[EOTask2,14],AND@[007400, EOStartLoc2]]C);
* 10 -- Disable Input
EE2SIO2: RTEMP ← AND@[0377, EIStartLoc]C, AT[EE2SIOLoc, 2];
GOTO [EE2SIONotify], RTEMP ← (RTEMP) OR (OR@[]shift[EITask2,14],AND@ [007400, E1StartLoc2]]C);
* 11 -- Disable Input and Output (TPC not initialized).
EE2S103: GOTO[EE2S10Abort], RCNT + XWDisableInputOutput, AT[EE2S10Loc, 3];
* Notify appropriate code (task code does disable).
EE2SIONotify:
CALL[XWReturn], APC&APCTASK ← RTEMP;
* Return here when emulator runs again. 
 EESIODone: T \leftarrow EHostReg; * Fix ACO for return
EESIODone1:
              ACO ← T;
lu ← RTEMP1, dblgoto[EEMesaRet,EENovaRet,Rodd];
              et: loadpage[nePage];
FF10[17], gotop[neNoskip];
EENovaRet:
EEMesaRet:
              loadpage[7];
gotop[P/Tail];
 * Code for SIO[3]. Disable both input and output.
* Code for Stoley, S.C...

EESIOAbort:

RTEMP & AND@[EOTask,17], CALL [XWKillfimer];

T & XOWriteState, CALL[XWDisable];

T & XIWriteState, CALL[XWDisable];
              GOTO [EE2S10];
EE2SIOAbort:
              port:

RTEMP ← AND@[EOTask2,17], CALL [XWKillTimer];

T ← XOWriteState2, CALL[XWDisable];

T ← XIWriteState2, CALL[XWDisable];

GOTO [EESIODone];
XWDisable:
              OUTPUT[RCNT], GOTO[XWDally];
XWKi-11Timer:
              nner:
RTEMP ← (RTEMP) + (XWIdleTimer);
LoadTimer[RTEMP], RETURN;
              END;
```

```
inscrt[d01ang];
NOMIDASINIT; LANGVERSION; MULTDID;
inscrt[GlobalDefs];
inscrt[XWDefs];
ITTLE [XWTask]; * Xerox Wire microcode (Defs in XWDefs)
* Last modified by Murray on September 21, 1979 3:01 AM
* modified by Murray on September 15, 1979 Base reg changes
* modified by Murray on September 13, 1979 7:47 PM
* written by Roy Ogus (early 79).
This module contains basic code for a single controller.
File XMSTO2 contains StartIO code for two boards.
This version has Ethernet address recognition.
Data buffers must be quadword-aligned, and at least 4 words long.
Contains conditional assembly code for XWire/Ethernet.
XWire=0 for Ethernet, XWire-1 for Xerox wire hardware.
Prefetching of CSB at end of packet.
IOAITEN sense is reversed for XWire.
 Currently, everything (input, output, and StartIO) fits on a single page.
 R register ALLOCATION
                                                                  (used by DoInt)
(used by DoInt)
- Temporary register
- Completion word
 R2
                       XWTomp
 R3
                       XWCompletion

    Buffer displacement
    Buffer word counter (quadword buffer)
    Buffer ptr (low) (current IOCB)
    Buffer ptr (high) (current IOCD)

 R4
                       XWIndex
                       XWCount
 RG
                       XWPtr
                       XWPtrHi

Base register for current IOCB (low)
Base register for current IOCB (high)
Base register for CSB (low)
Base register for CSB (high)

                      XMIOCBH;
 R11
                      XWCSB
XWCSBHi
 R13

    Temporary register (quadword buffer)
    Temporary register
    Temporary register
    Temporary register

 R14
                       XWTemp1
 R15
                       XWTemp2
XWTemp3
 R16
 R17
                       XWTemp4
 R registers that overlay normal use
R4 XWCSB1 - first word of CSB (not currently used)
R5 XWNextIOCB - Short pointer to next IOCB
R6 XIHALo - Host address (low - input only)
R7 XIHAHi - Host address (high - input only)
```

```
INPUT MICROCODE
         Input CSB
                                  (reserved for emulator control)
Short pointer to First IOCB
Host address (low word)
Host address (high word)
Input wakeup bit mask
Packets missed (for debugging)
  0.0
  0.2
  04
                                  (unused)
quadword scratch bufer
Used by test program
  06-07
  14-17
  Input 10CB
  00
                                   Link to next IOCB
                                  (unused)
Command word
  02
                                  Completion word
Amount used in buffer
Length of buffer
  04
                                    Low pointer to buffer
  06
                                   High pointer to buffer
                                   SET TASK [0]; * For R-register addressing
                                   ON PAGE[EIPage];
 * Input microcode is notified at XIStart to initialize.
XIStart:
                                                                   XWTemp ← XWDisableInput, CALL[XWOutState], AT [EIStartLoc];
           ADDRESS RECOGNITION: Ethernet encapsulation assumed.
                     DRESS RECOGNITION: Ethernot encapsuration.
Check if the packet,
is explicitly for this host (dest=us),
or is broadcast (dest=0),
or if the host is promiscuous (us=0).
* There are two wakeup points.

* XIBugin: No prefetch of CSB has been done.

* XIFastBegin: Prefetch of CSB has been done.

*XIBugin: PFetch4 [XWCSB, XWCSB1, XWIndexHeader!]; * Fetch first 4 words of CSB
                                 egin:

10Store4 [XWCSB, XIData, XWIndexScratch!]; * Read in 4 words to scratch area in CSB LU + RIMASK[XIIIALo];

SKIP [ALUMO], PFetch4 [XWCSB, XWTemp1, XWIndexScratch!];

GOTO [XIFOrMe], T + XWNextIOCB; * we are promiscuous

T + RSH [XWTemp1, 10]; * Right justify destination host in T

SKIP [ALUMO], LU + (RIMASK[XIHALo]) XOR (T);

GOTO [XIFOrMe], T + XWNextIOCB; * Broadcast

SKIP [ALUMO];

GOTO [XIFOrMe], T + XWNextIOCB; * Packet explicitly for me
* Packet not accepted by filter.
* Tell the hardware to ignore the rest of the packet, i.e. purge packet.
XIPurge: XWTemp < XWSetPurgeMode; CALL[XWOutState];
* Return here after wakeup
GOTO [XIFastBegin];</pre>

    GET BUFFER STARTED
    Check for no IOCB available (in case it was a slow wakeup).

 XIForMe;
                                   GOTO[XIIndexOK, ALU#0], XWIOCB ← T; * ALU=0 => No IOCB
 *** No IOCB. Bump counter in CSB.

PFetch1[XWCSB, XWTemp, XWIndexNoICBCount!];

XWTomp ← (XWTemp)+1;

PStore1[XWCSB, XWTemp, XWIndexNoICBCount!];
 XIPurgeSlow:
**XVTemp \( \times \tim
* Set up IOCB.
XIIndexOK:
**Set up toos.

**XIIndexOK:

* Check for runt packets (<= 3 words, excluding CRC).

**IOATTEN=1 (0 on XWIre) => EOP => small packet

$$kipNOATTEN;

GOTO [XTPurge];

NOP: * Alignment(?) Ether

CALL[XWBSetup];

XWCount \( (XWCount) - (4C);

SKIP [ALU>=0];

GOTO [XIMark], T \( XWire)

T \( \cdot 0.CALL[XWStoreTemps];

CALL[XILoop], XWCount \( (XWCount) - (4C);

** Main loop-checks for end of buffer, then checks ATTEN for end-of-packet.

XILoop: GOTO [XIQuadfull, R<0], XWCount \( (XWCount) - (4C);

$$kipNOATTEN, T \( (XWIndex) \( (XWIndex) + (4C);

GOTO [XIALthn], INPUT[XWTemp, XWStatus];

RETURN, IOStore4[XWPtr, XIData];

** Cot because when there is no mace room for guadwords in the buffer.

    Get here when there is no more room for quadwords in the buffer.
    Check ATTEN to see if end of packet.

 XIOuadFull:
  * SPIN to scope the weird glitch * CALL[.+1];
```

```
* (XMIndex) + (XMIndex)+(4C);
* ScholonInt[M [+2];
* RETURN, IOStore4 [XMCSB, XIData, XMIndexScratch];
* GOTO [XIAttn], IMPU[XWicmp, XWStatus];
* Mumber of singles remaining in buffer = XMCount+8.
* Set up XMCount as (No. singles-1), and read in singles.
* XMCount (XMCount)+(7C);
CALL[XISingles], (XWIndex) + (XMIndex)+(3C);
XISingles: GOTO [XIDMIFUL], Req], XMCount + (XMCount)-1;
SkipMOATIER, T + (XMIndex) + (XMIndex)+1;
GOTO [XIATtn], IMPUT[XMFemp, XMStatus];
IMPUT [XMFemp, XIData];
IU + XMFemp;
RETURN, PStore1 [XWPtr, XWTemp];
* Wo get here when the input buffer is exactly full.
* Check if ATIEN for EOP, indicating that the last word was the CRC.
XIBUfull: $SkipMOATIEN, XMIndex + (XMIndex)+1;
COTO [XIATtn], IMPUT[XWTemp, XWStatus];
* Check if there is only one more word (i.e. the CRC),
* otherwise mark the packet buffer overrun.
IMPUT [XMTemp, XIData], CALL[XWMCurrn];
NOP; * Mait for ATIN
$SkipMOATIEN, XMIndex + (XMIndex)+1;
COTO [XIATtn], IMPUT [XMTemp, XWStatus]; * EOP, thus there was only one more word (CRC)
GOTO [XIATtn], IMPUT [XMTemp, XWStatus]; * CRC too
XIATtn], IMPUT [XMTemp, XMStatus]; * CRC too
XIATtn], IMPUT [XMTemp, XMStatus]; * CRC too
XIMIndex has the number of words stored in the current buffer.

* XMTemp has status word
XIATTL: 1 + LDF [XMTemp, 10, 2]; * Got excess count
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current buffer.
XMIndex has the number of words stored in the current
```

```
% ----- CUTPUT MICROCODE
                    (reserved for emulator control)
Short pointer to First IOCB
(unused)
01
02-03
                    Output wakeup bit mask
04
5-17
                    (unused)
Output IOCB
                    Link to next IOCB
Initial Retransmission Interval
Command word
Completion word
00
01
02
03
                    (Unused)
Length of buffer
04
05
                    Low pointer to buffer
High pointer to buffer
06
 ONPAGE[EOPago];
* Output microcode is notified at XOStart to initialize.
                                        XWTemp ← XWDisableOutput, CALL[XWOutState], AT [EOStartLoc];
XOStart:
    Idle state of output microcode.
SKTP[ALU#0], XWIOCB + T; * ALU = 0 => no IOCB GOTO [XONoWork];
XOCheck:
    check to see if we are sending the same packet twice
    Pfetch[[WCSB, XWTemp, XWIndexTransInt]]:
    LU 		XWTemp;
    SKIP[ALU-0];
                    BREAKPOINT;
                    NOP;
                   CALL[XWBSetup];
LU + XWCount;
SKIP [ALU>=0];
GOTO [XOMark], T + XWCompletion + XWErrorZeroBuf;  * Buffer empty
Pfetch1[XW10CB, XWTemp1, XWIndexTransInt!];
SKIP [R>=0], XWTemp1 + (LSH[XWTomp1,1])+1; * R<0 => overflow
GOTO [XOMark], T + XWCompletion + XWErrorCountOV;
PStore1[XW10CB, XWTemp1, XWIndexTransInt!];
* Compute countdown interval
* Use memory refresh address for random number.
XOCountdown:
T < Stkp; * Save Stkp
T & Stkp; * Save Stkp

XWTemp3 & pXWRandomReg; * point to "random" register

Stkp & XWTemp3, XWTemp3 & T; *** Expect interlock warning

* Form new transmission interval mask, check if old has overflowed

T & CTASK; * XOR with Task number to add randomization

T & (LDF [Stack, 4, 10]) XOR (T); * Get bits 4-13B for random number

XWTemp3 & (XWTemp3) XOR (377C); * Complement Stkp value

Stkp & XWTemp3; * Restore stack-pointer

XWTemp1 & (RSH[XWTemp1, 1]) AND (T); * Mask random number with old value

* What is correct scale factor?

GOTO [XOGO, ALU=0], XWTemp1 & LSH[XWTemp1, 2];

T & (LDF[XWTemp1, 7, 2])-1;

XWTemp3 & T, TASK; * Save high part (minus 1) in XWTemp3

XWTemp1 & LDF[XWTemp1, 11, 7];

XWTemp & XWDisableOutput;
XWTemp1 ← LDF[XWTemp1, 11, 7];
XWTemp ← XWDisableOutput;
OUTPUT [XWTemp, XWWriteState];
* XWTemp1 now has low 7 bits of random no.
* Start simple timer with low 7 bits of random number.
* Timer slot is EOTask.
XWTemp4 ← XWTimerMask; * Compute timer word
T ← CTASK; * Timer slot is same as output task no.
T ← (XWTemp4) OR (T);
XOLoa(Timer)
XOLoadTimer:
 XULoadinmer:
XWTemp1 + LSH[XWTemp1, 4]; * align data part
XWTemp1 + (XWTemp1) OR (T); * OR in mask
LoadTimer[XWTemp1], CALL[XWDally];
* Can't fiddle timers as last instruction in task
GOTO[XWReturn]; * Driver poked us while wo were waiting
* Timer has expired.

* Check if still more time to elapse before start of transmission (High part of random number >=0).
       XWTemp1 ← 177C, AT [EOTimerDoneLoc]; * Set up maximum timer value
GOTO [XOLoadFimer, R>=0], XWTemp3 + (XWTemp3)-1;
Countdown interval is over
          ountdown interval is over

Start to output words to the hardware. The hardware will start

the transmission to the Wire as soon as the buffer has

> 10 words in the hardware buffer, or the OutputEOP bit
is set (for a packet of less than 12 words)

XWTemp ← XWEnableOutput, CALL[XWOutState];
XOGO:
IFE@[XWire, 0, COMCHAR@["], COMCHAR@["]];
*' ---- This code for Ethernet boards.

XWIndex + (XWIndex)-(4C); * Initialize displacement to -4
*' ---- End of code for Ethernet boards.
```

```
---- This code for Xerox Wire boards. Send Preamble.

T 

XWTemp 

XWTemp 

(LSH[XWTemp, 10]) OR (T);

OUTPUT[XWTemp, XOData];

XWIndox 

XWTemp 

(XWTemp) 

(XWTemp) 

---- (XWTemp) 

---- End of code for Xerox Wire boards.

ICHARRE[-]; 

*Reset back to 

**Reset back to ***
   COMCHAR@[~];
  CALL[XOLoop], XWCount ← (XWCount)-(4C);

* Main loop-checks for end of buffer, then checks ATTEN for end-of-pkt.
XOLoop: GOTO [XOQuadEmpty, R<O], XWCount ← (XWCount)-(4C);
& & GOTOIOATTEN [XOAbort], T ← (XWIndex) ← (XWIndex)+(4C);
RETURN, IOFotch4[XWPtr, XOData];
* Normal cxit from Output Loop is here

* Number of singles remaining in buffor = XWCount+8.

* Set up XWCount as (No. singles-1), and output singles.

XOQuadEmpty: T · XWIndex + (XWIndex)+(4C);

CALL[XOSingles], XWCount · (XWCount)+(7C);

XOSingles: GOTO [XOEnd, R<0], XWCount · (XWCount)-1;

$$kipNOATTEN, PFetch1 [XWPtr, XWTomp];

GOTO [XOAbort];

T · (ZERO)+(T) + 1, XWTomp; * Update T and Abort

GOTO[XWDally], OUTPUT [XWTomp, XOData]; * OUTPUT Timing
                     END OF PACKET
   XOEnd:
* Hack to generate lots of JAMs -- Just wait for an UnderRun
                                                       CALL[.+1];
NOP;
$SkipNOATTEN;
                                                       GOTO [XOAbort];
RETURN;
XWTemp \( \times \text{XWSetOutputEOP} \), CALL[XWOutState]; * Set OutputEOP bit

NOP; * Alignment(?) XWire

* Wait for end-of-packet wakeup

XOAbort: INPUT [XWTemp, XWStatus]; * Read Status

XWTemp \( \text{XWTemp} \), (XWTemp) AND (IFF@[XWire, 0, XOSMask, XXOSMask]); * Isolate OutStatus

GOTO [XOPacketOK, ALU=0], LU \( \text{CWTemp} \)) XOR (IFE@[XWire, 0, XOCollisionMask, XXOCollisionMask]);

* error reported by the hardware

SKIP [ALU-0], T \( \text{RSII} \) XWTemp, 10];

XWCompletion \( \text{CWTemp} \) XWCSB1, XWIndexHeader!], GOTO[XOMark];

Pfetch4[XWCSB, XWCSB1, XWIndexHeader!], GOTO[XOClear]; * Collision only
       * GOOD PACKET status:
 * GOOD PACKET Status.

XOPacketOK:

T \( \times \ti
  XONextBuf: CALL[XWNext]; * Get next IOCB set up, and fall into collision.
  * COLLISION, restart same packet.

XOClear: XWTemp ← XWDisableOutput;
OUTPUT [XWTemp, XWWriteState];
XWTemp ← XWEnableOutput, CALL[XWOutState];

* Now check if there is a buffor.

T ← XWNextIOCB, GOTO[XOCheck];
```

* SUBROUTINES

END[XWTask];